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SUMMARY 
This is the second quarterly report of the Optimization Study of High Power 
Static Inverters and Converters. Work on this study began August 1, 1963. 
This report covers the period from November 1, 1963 through January 31, 1964. 
Topics covered in this report include an analytical study of the optimization 
of transformers, an investigation of inverter circuits using three-phase 
transformers, investigation and comparison of several techniques for 
paralleling transistors and comparison and discussion of inverter designs 
at the 10 KW 3200 cycle level using both silicon transistors and SCR's. 
INTRODUCTION 
The first quarterly report contained, along with a general discussion of the 
various types of inverter circuits and-examples of the techniques used in 
their detailed analysis, a preliminary discussion of the specific problems 
involved in the selection of a design for the 3200 cycle, 10 KW inverter. 
The results indicated that no technique or switching device possessed a 
clear advantage, aithough it was possible to eliminate some methods. 
Accordingly, this repr-t contains the results of a more detailed study made 
to determine quantitatively the relative merits of each scheme. Items 
discussed include the design and utilization of iron core components, circuits 
using three-phase transformers, the internal impedance of power switching 
stages and filters, feedback techniques for minimizing drive requirement-s 
and methods of incorporating redundancies in the power stages for reliability 
improvements. Although these areas were investigated as an aid in optimizinc 
the 3200f./inverter, the results can be applied either directly or with simple 
and obvious modifications to the other (40-') designs. 
In the design of inverters operating at high DC input, currents (,> 50 amp) 
the choice of switching elements is made difficult by the fact that SCR's, 
while capable of handling large currents (250 A avg) in a single unit, are 
somewhat temperature and frequency limited, provide only moderate 
2 
efficiencies, and present a significant "in-use" reliability problem because 
of the difficulty in turning them off. Transistors, on the other hand, can 
provide higher efficiency (germanium) or higher temperature operation 
(silicon) and freedom from turn-off problems; but, because of their limited 
current capability (50 A) require considerable paralleling with its attendant 
complexity and increase in parts count in order to handle the necessary 
currents. (The reader is referred to the first quarterly report of this 
series, pages 105-125, for a more detailed discussion of these trade-offs). 
In order to provide a more definite basis for comparison between the various 
approaches, inverters utilizing both SCR's and transistors were designed and 
analyzed in detail. Different circuits were used for the different switching 
elements., in order to make fullest use of the advantages offered by each. 
The philosophy behind the selection of each "best" circuit as well as analysis 
and discussions of those circuits rejected. is- given in the following section. 
Because weight and efficiency are of considerable importance in aerospace 
inverters, major investigative efforts were directed toward those areas which 
account for most of-the weight and los-ses in typical inverters, These areas 
are the output transformers and filters, and-the power switching devices 
(and their drive circuitry, in the case of transistors). 
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MAGNETIC COMPONENT STUDIES 
Optimum magnetic design requires not only optimtzation of the individual 
magnetic components (transformers, inductors, etci) of any given system 
but also, of equal importance, an optimum choice of the overall system to be 
used to perform the, specified function. (For example, .. -..... iown 
that for purposes of paralleling transistors, under some conditions the use 
of the split transformer technique is superior to the balancing reactor 
approach from a weight and loss viewpoint. Clearly, when these conditions 
are encountered, regardless of how well the balancing reactors are designed, 
their use will result in a poorer overall system than could be obtained by 
other means. ) What is optimum will depend on the specific application 
since in general, weight and losses cannot be simultaneously minimized. 
To obtain quantitative means for optimizing a system of magnetic components, 
it is first necessary to determine the characteristics of each component in 
the system as one or more of its parameters is varied. Accordingly, the 
transformer (as a typical and common magnetic component) was analyzed to 
see how its weight and efficiency varied with the size and design. In particu­
lar, analyses were made of: 
1) 	 The optimumndesign of a transformer of fixed size to operate at a given 
power rating. 
4 
2) 	 The variation of the size, weight, and losses of such a transformer as 
its rating is varied. 
3) 	 The relationship between the size and losses of a trahsformer operated 
at constant power. 
4) 	 The thermal problems in transformers. 
The results obtained from these analyses were then usedto investigate the 
relative merits of several common inverter circuit techniques. The areas 
investigated were: 
1) 	 The weight and loss penalties for using swftchinj elements that must 
be paralleled. 
2) 	 A comparison between different techniques for paralleling. (Balancing 
reactors versus the split transformer technique.) 
3)-	 The use of rnultiphase transformers to provide simultaneous weight 
and harmonic reduction. 
These analyses and the results obtained from them follow. The mathematically 
more involved sections are found in the Appendices 2-I through 2-i1. 
S
 
I.- Optimum Loading of a Fixed Transformer 
The general rule regarding the optimum loading of a transformer is that 
maximum efficiency occurs when the copper loss and core loss are equal. 
This resultwhich is derived in Appendix 2-I under the assumption that 
the primary copper loss due to transformer magnetization current may 
be neglected, can be expressed mathematically as 
Pr
 
nhere PC is the total core loss (hyste--' 4 , eddy current; interlaminar and 
5tray losses) andpr is a total copper loss (and includes, where applicable 
?roximity and skin effects but not, as indicated above, the copper losses 
due to the component of the primary current which serves to magnetize 
the core. ) This derivation, however, was based on the conditions of a 
constant input voltage and variable load. In practice, however, both the 
input voltage and maximum design load are generally fixed, and all that the 
transformer designer can vary is the overall size and/or shape of the 
translorrner and tile relative losses in the coil and core. 
To start, it will be assumed that the ,size and shape of the transformer 
are fixed, and only the relative core and coil losses can be varied, For 
a core of fixed size and given material, operating at a constant frequency, 
the only way in which the core losses can be reduced is to reduce the 
6 
induction level to which the core material is operated. With a fixed 
size and voltage input, this can only be accomplished by increasing the 
number of turns on the primary (and hence, in order to maintain the 
required turns ratio, the secondary turns must be correspondingly 
increased).
 
A decrease in core loss in a constant size transformer is thus obtained 
at the expenseof increased copper losses, since not only is the number 
of turns increased (increasing the winding iesistance) but also with the 
total area available for winding remaining constant, the available 
cross-sectional area for each turn decreases. 
Taking these effects into account, ana maxing use ot tne approximate 
empirical relationship 
P 
= 
c I B (2-2)C 
where P is the core loss/unit volume , B = maximum flux density thec 
core reaches, and c and a are constant (for any given core material 
and operating frequency)', it is shown in-Appendix 2-I that the optimum 
ratio between core loss and~copper loss is given by the equation 
PC 2 
PR a (2-3) 
where Pc and P are defined as for Equation (2-1). 
The relative losses in equal size and weight transformers carrying the 
same VA with one designed according to Equation (2-1) and the other 
designed according to Equation (2-3) are computed in Appendix 2-I and 
the results plotted in Figure 2-1. From this it can be seen that except 
for the case where a =2 (where the two designs are equivalent), the 
losses in a transformer designed with equal copper and core loss will 
be greater than those in a transformer designed for a core loss 2/a times 
the copper loss. The actual differences in loss are not very great, 
however,, as can be seen from Figure 2-1. When these loss variations 
are translated into efficiency variations, the difference is further sup­
pressed, as shown in Appendix 2-I. 
II. Scaling of Transformers 
Once an optimum transformer is designed at a given power level, and its 
weight and losses determined, it is often useful to be able to scale the size 
of the transformer up and down and, thus obtain new designs without 
extensive calculations. A decision on the various possible methods of 
paralleling can only be answered with a knowledge of the total transformer 
weights ,and losses, in the different schemes., Therefore, some useful 
equations for the scaling of transformers will be developed here. These 
equations are stictly true only when used to compare transformers of 
similar construction operating at the same core flux density and copper 
current density levels. 
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Consider a transformer with linear dimension L. The window area 
available for-the coils, Aw, i's given by AwCCL2° For operation at any<w-.' 
fixed current, density, the cross-sectional area of each turn, A, is 
directly proportional to AW and inversely proportional to N, the total 
number of turns. Also, the current, I, that can be carried in each wire 
is proportional to the cross-sectional area of that wire. Writing these 
relations in equation form there results: 
)/ A/ (2-4) 
Therefore, the ampere turn (NI) capability of the coil is given by 
o4 I ar = . (2-5) 
When operating at any fixed value of maximum flux density, the volt/turn 
which the transformer can support is directly proportional to the core 
2 
cross-section, which is proportional to L . Therefore 
V .7-z (2-6) 
The volt-ampere rating of the transformer is thus given by: 
VT=-- - ) ', (aZ _- (Z-7-) 
In other words, the rating of a transformer- is proportional to the fourth 
power of its linear dimension. Its weight, W, on the other hand, is 
9
 
directly proportional to the volume, which is proportional to the cube of 
its linear dimension. 
3Wo volumeocL 3 or WOCL (2-8) 
(Actually, the weight equals (volume of iron x density of iron)+ (volume of 
copper x density of copper),, but under the assumptions of the problem, 
the ratio of the volume of iron to volume of 'copper remains constant, 
hence the weight is proportional' to the overall volume, even though this 
volume contains substances of different densities. ) 
One possible figure of merit for a transformer, its power/weight ratio, 
s then given by 
power = C_ 1­
weight W -3 
'hus, the figure of merit for a transformer is proportional to its linear 
dimension. 
By combining 2-7 with 2-8, the relationship, between weight and power 
rating may be determined'as follows: 
or Z - k(VI (Tio 
Or,, the power handling capability of a transtormer is proportional to th 
4/3 power of its weight, where k is a constant of proportionality. 
10
 
For the conditions under which the previous equations were 
derived (namely, constant current density in the windings and constant 
fluxdensity in the core) the loss per unit volume (or weight) remains 
constant in all transformer sizes; thud, the total losses are directly 
proportional to the weight. Or re-writing equation 2-10 after substituting 
losses for weight, there results, 
-3/4 
Loss c< (VI) (2-11) 
The relationships between the size, weight, and losses of scaled 
transformers have thus-been derived. It should be mentioned that in 
order for these relations to hold, the scaled, transformers should all be 
similar - that is, all their (linear) dimensions should be changed in the 
same ratio. This is not a difficult restriction to meet in practice since, 
for example, all transformers made from a square stack of scrapless 
E-1 laminations (which are all constructed with the same ratios) and 
having the available window area completely filled with wire would fall 
into this category. Of course, the conductor and core material must 
be the- same for all the transformers. This analysis holds for either 
toroidal or laminated cores, single or three phase transformers, as long 
as the similarly condition is met. 
In general, smaller transformers may be designed with higher current 
and fluxdensities than larger ones due to the fact that it is easier to get 
11
 
the heat out of a smaller unit. This would reduce the weight of the 
small transformers but increase the losses still further. 
[II. Relationships Between Size, Weight and Losses 
Appendix 2-fl contains an analysis of the losses in transformers deliver­
ing constant power as their size (and hence weight) is varied, thus 
indicating quantitatively the trade-offs involved in transformer design. 
The results of this analysis indicate that to obtain a transformer which 
operates at a fixed power level and has a minimum weight-loss product, 
the smallest transformer designed according to Equation 2-1-20, in 
which the required core flux density is low enough so that Equation 
2-2 is valid, should be used. In other words, the core material should 
be operated as close to its maximum flux density as possible without 
violating Equation 2-2o 
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IV. Transformer Thermal Considerations at 3200 cps 
The materials limitation which limits the transformer designer at 60 
cycles and sometimes 400 cycles is the saturation of the core material. 
However-, at 3200 cps, the limiting factor is the heat which can be re­
moved from the transformer without an excessive temperature rise. 
This can readily be seen from the following example. 
A transformer will be designed for operation at 3200 cycles with two 
AL-24C-cores used to form a shell type transformer core. Dimensions 
of this core are given in Figure 2-2. From curves published by the 
Arnold Engineering Company for this material (2 mil silectron) the value 
of "a" (Equation 2-2) equals 1. 84. Since, as indicated by the graph of 
Figure 2-1, the difference in losses between a transformer designed to 
Equation 2-3 using this value of "a" and one designed with equal core and 
copper losses will be only about 0. 1%, for simplicity the transformer 
will be designed for equal core and copper loss. Since it has been pre­
viously shown (Appendix 2-1IU that operation at the highest flux densities 
yields the minimum weight loss product, the design will first be worked 
out for a maximum flux density of 14 Kilogauss. (Above 16 Kg, the 
permeability of Silectron decreases rather rapidly.) If it is arbitrarily 
assumed that the transformer will have a 1:1 turns ratio and will be 
wound with #14 copper wire with a winding factor of 40%, the following 
results can be obtained. (This choice of wire size is completely 
13 
arbitrary; the design is only intended to show what can be done with a 
given core size, and is not an example of designing to a specified voltage 
and power level.) 
The total window area available is 1. 73 in 2 . The total effective (copper i 
.area of each winding is 1.73 (.4 = .346 in 2 
2 
Since the cross-sectional area of #14 wire is 3.225 x 10- 3 in2 , the 
primary and secondary will each consist of 3.46 x 10-1 = 107 turns. 
3.255 x io0 3 
The mean length/turn is 21 + 2 w + JT d = 2(l) + 2(1.25 + 7 (3/4) 
= 6.7 in. Assuming the primary and secondary are wound side by side 
so both have equal lengths of turns, each winding has a resistance of 
6.7 	 n/turn x 107 turns x 2.52 ohms 0.15
 
12 It/n 1000 ft
 
13a 
The weight of the core (from Arnold data)is 2(1. 22) = 2.44 lbs. At 
14 Kg and 3200 cps, the core loss for 2 mil silectron is approximately 
100 watts/lb. 
Therefore, the total Core loss is 100 (2.44) - 244 watts. 
To have a loss of 44 = 122 watts in each of the (2)windings, the current2 
must be such that IZR 122 or I2 (.15) = 122 I = T - 28.5 amps 
The voltage that the primary supports is given by 
5T 
-4
 
V = 2. 865N BAS x 10-8= (2. 865) (1.07 x 10 2 )(14)(3. 2 x 103)(. 89)(1. 25)
153 x 101 = 1530 volts 
The total power handled by the transformer is then (1530)(28'. 5) = 43, 500 
watts. The efficiency is then given by 
= 1- losses = i- 2(244)' = 1 - 0.0112 = .9888 99% 
input 43500
 
This is not only a very high efficiency, but it is obtained from a very 
small transformer as evidenced by the fact that the current density in 
the windings is 41-07 circ mils = '144 circular mils/amp. 
.28. 5 amp 
This -is at least 5. times the current density normally used in a unit of 
this size and indicates that special techniques would be needed in order 
to hold the temperature of the interior of the unit to reasonable value s. 
If this same unit is operated at 750 circular mils/amp and the input 
voltage is correspondingly reduced to keep the core and copper losses
 
14
 
equal, calculations similar to those made previously show that the 
power rating of the transformer becomes only 2. 15 KW. Also, the core 
and copper losses can be computed to be only at 9 watts each:making the 
efficiency of the transformer 99. 16%; only 0.*28% more efficient than the 
same transformer supplying 43 KW. The original transformer (43.5 KW 
rating) weighed 2.44+ . 3jtx 1 lb' = 3.92 lbs and had a loss of 488 watts 
•203x_ 
for a weight loss product of 1915 lb. - watts. The same transformer 
derated to 2. 15 KWhas of course the same weight of 3.92 lbs. but a loss 
of only 18 watts. However, if this transformer design were scaled up 
to 43,. 5 KW by the methods of the previous section, its weight 
woud'b 3.9Z 43. 5 314 
would'be 3.92(-- -- = 37.2 lbs. Since, for similar transformers, 
the loss is proportional to the weight, 18 (7. 171 watts.the loss is -2) 
Thus the weight-loss product for this transformer is (171)(37. Z) = 6350 
lb-watts, over 3 times that of the original transformer. Thus,, at 3200 cps 
the electrical rating of the device is virtually completely dependent on its 
thermal characteristics and environment. This points up the necessity 
of designing and mounting transformers operating at these frequencies 
with the same thought given to thermal nrnhlemsas is rInrs in ths r nf 
high power 'semiconductors. 
Since, when mounting, it is much easier to provide a low thermal 
impedance path from the core than from the coil (because the core has 
several flat surfaces which can provide low thermal resistance paths to 
appropriate mounting plates) a compromise design between the first two 
15
 
designs mentioned above would be to operate the core at its maximum 
flux level, but to run the coil at more reasonable levels (-for example 
the 750' circuilar mils/amp used in the second design). On this basis, 
the transformer would still support the 1530 volts of the first case, butth, 
coil current would be only 28.5--44 5.5 A.allowable 
. A750) 
This unit thus has a power rating of (5.5) (1530) = 8.33 KW, a weight of 
3.92 lbs and a loss of (Z44 + 9) = 253 watts. 
Scaled up to 43.5 KW, this design would weigh. 
3.92(-43"5. 314 = 13.6 lbs. and would have losses of 
8.33/ 
535/13.63. 92 = 878 for a weight-loss product of 11,900 lb-watts. 
This is almost twice that of the second transformer design and indicates 
the desirability of operation in regions where core and copper losses are 
equalized. However, should weight be of paramount importance and the 
first design prove thermally impractical because of the difficulty in 
removing the heat from the windings', this last design saves over 20 lbs., 
or almost 2/3 the weight of the conventional (second) design, and still 
operates at an efficiehcv of 981/ . 
Since the thermal paths are shorter in smaller devices, this thermal 
problem would tend to favor splitting kip larger units into smaller ones. 
This idea is investigated in detail in Appendix Z-III, with the result that 
und'er conditions where the temperature rise in the unit limits the 
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maximum flux density that can be used, under conditions of equal 
internal temperature rise, two transformers, each of half the rating of 
a single larger transformer, will have a total weight less than that of the 
single unit. (The losses, however, will also be higher). 
V. Multi-Phase Transformers and Circuits 'Utilizing Them 
Up to now, the analysis of transformer optimization has not had to involve 
any considerations outside the transformer, since the circuitry associated 
vith the transformer would not be affected by the optimization. This 
:eases to be the case when three-phase transformers are used, as will 
ye brought out in the following discussion,. 
Of the various possible power switching stages which may be used for 
three-phase static inverters, some require the use of three single phase 
transformers, some work only with three-phase transformers and some 
may be used with either.type. More complex transformer construction 
than the three-phase is also possible and sometimes useful. 4 In order to 
be able to use a three-phase transformer , the instantaneous sum of the 
voltages applied to the three windings must equal zero at all times. This 
condition is imposed by the flux requirements of three phase transformer 
core design. This requirement is met, of course, by three equal 
amplitude sine waves each displaced by 1200. It is also met by three 
equal amplitude quasi-square waves with an "on" time of 120 * . Three 
square waves, even. though separated in phase by 1200, do not fulfill this 
17
 
requirement; thus, inverter power stages which produce square waves 
cannot use conventional three-phase transformers. The weight savings 
possible with three-phase transformers will now be investigated. 
The core geometry of a single phase transformer made from conventional 
scrapless E-I laminations- is shown in Figure 2-3A. If three of these 
would be combined into a single transformer, keeping the same coil 
dimensions and core cross-section, the three-phase transformer would 
have the core geometry as shown in Figure 2-3B. If it is assumed that 
the stack thickness of the original transformer is x (i. e. the stack is 
square), then the thickness of the 3 phase transformer stack will also 
be x. Since the coils used on the two transformers are identical, the 
only weight saving will be in the core. The volume of 3 single phase 
cores of the type illustrated in Figure 2-3A will'be 1-8 x 3. The volume 
of one three-phase core is shown in Figure Z-3B will be 14.5 x 3. Thus, 
a saving of approximately Z0% in core weight is achieved by the use of a 
three-phase unit. If, for a rough estimatb, the core weight is taken equal 
to the copper weight, the overall weight saving will be about 10%. 
The core configuration of Figure Z-3B is not the only possibility, any more 
than the single phase core shown in Figure Z-3A is the only one available; 
variation of the dimension ratios are possible and under some conditions 
quite desirable. (For example, because of the poorer primary copper 
utilization in static inverter transformers operating with the center-tapped 
primary scheme it is advantageous- to have a larger window area than 
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provided by the conventional scrapless laminations). It is also possible 
to take advantage of the flux relationships existing in a three-phase 
system and arrive at a tnLrd type of core structure, shown in Figure Z-3C. 
Gulow Transformer Company, Inc., the manufacturer of this type of core, 
claims a 10% weight saving over a conventional three-phase core config­
uration for this design as well as elimination of magnetic, electrical and 
physical unbalances caused by the -unsymmetrical design of the conventional 
three-phase core. The draw-back of this system is the added complexity 
of winding coils for it, particularly if it is. desired to make maximum 
utilization of the window area. 
It has already been mentioned that, because of their special magnetic 
construction, three-phase transformers. 
1) are lighter than equivalent single phase units. 
2), require that the instantaneous sum of the voltages 
applied to them be always zero 
This first item is, of course, an advantge. The second would normally 
be considered a disadvantage because it prevents the use of single square 
waves with three-phase transformers. To gener-ate.a quasi-square wave 
usually requires more components and more complex circuitry than a 
square wave, especially if zero clamping (refer to quarterly report #1, 
pp 30 ff) is required. 
However, the voltage requirement of the three-phase transformer can 
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be used to provide zero clamping without the use of additonal components. 
Consider the circuit and waveforms shown in Figure Z-4. If switches 
S1 - S6 are turned on as indicated, it will be observed that 
1) There are always two and only two switches on at the 
same time. 
Z) Whenever both switches of any phase are off, the sum 
of the voltages being produced bv the other two phases 
is zero. 
Thus, whenever any phase has neither power switch on (and hence its 
output voltage would, under normal single phase conditions, be undefined) 
in this three-phase system, the output voltage of that phase must 
necessarily be zero. Thus, zero clamping is provided by the power 
switches of the other two phases, working in conjunction with the three­
phase transformer. Because this circuit produced 1200 quasi-square 
waves without the need for any -additional zero-clamping components, it 
appeared quite useful and was investigated further. 
One item of interest is how the circuit handles load current which is 
flowing in the secondary of any phase during the dwell (or zero output 
voltage) time of that phase. This secondary current cannot be balanced 
by primary current from the same phase, since the only way that primary 
current can flow is either through the power switch or reactive diode, 
neither of which can occur when the output voltage is zero. Examination 
of the circuit and the magnetic relationships required by the transformer 
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showed that any such secondary current in one phase gave rise to equal 
currents in the primaries of the other two phases; (for convenience, a 
1: primary to secondary turns ratio was ass umed) one of these induced 
currehts was of sucha direction as to represent an energy flow from the 
d.c. source (and thus went through the power switching element), while 
the second was in such a directionas to represent a return of energy to 
the d.c. source (and hence went through a reactive diode). Since the 
two currents were equal, no net energy was transferred through the in­
verter to the output of that phase a condition which must necessarily 
exist since no energy can be transferred und'er a zero output voltage 
condition. 
Because this extra current in the power switching elements does not 
contribute to providing any output power, it results in a less effective 
utilization of the switchin'g devices than would be possible with a simple 
square wave inverter. This problem of decreased switch utilization is not 
limited to this particular circuit, however,, as- a similar effect will occur 
in any circuit where the final output voltage is a. result of the summation 
of individual voltage waveforms which are not all in phase: Thus, any 
of the circuits which provide for harmonic reduction and/or-voltage 
regulation by adding differently phases square waves will be subject to 
the same problem. However, due to the new way in which the propos.ed 
circuit (Figure 2-4) operates, it was deemed advisable to actually 
compare the switching element currents in this circuit to those in the 
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more conventional circuits which use phase shifted square waves for 
harmonic reduction. 
The two circuits compared are shown in Figure 2-5. The line to neutral 
output voltage of each of these circuits is the same, both in amplitude 
and waveform, and is shown in Figure 2-6. In this waveform, the first 
harmonic is the 11th, making for relatively easy filtering. 
Regardless of whether SCR's or power transistors are used as the power 
swiiching element in these circuits, it is the peak value of the current 
through the switch which is of interest. This is because in the case of 
transistors, the transistors themselves must have a current rating 
greater than the peak current, and with SCR'-s, the commutating circuit 
must be capable of turning the SCR's off under peak load current conditions. 
Hence, an -attempt was made to determine the peak currents which would 
occur in the. power switching elements in the tWo circuits. For the case 
of the conventional dircuit utilizing single phase transformers as shown 
in Figure 2-5B, it is quite easy to put an upper bound on the peak current 
since, with a peak current of I amperes flowing in each of the three 
phases, it is obvious that, with the turns ratios as given, the peak 
current in-any primary could not exceed I (-.67 + . 5+ . 16) = 1. 33 I amperes. 
(The number associated with each secondary of the transformers is the turns 
ratio of that secondary referred to the primary; the argle given with each 
switch is the phase angle of the output of that switch section compared to 
the first, which serves as the reference). 
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Due to restrictions on the phase angles of the impedances which may 
(according to specifications as outlined in the fir'st quarterly report.­
page 8) serve as loads on this unit, it is impossible for the peak 
chrrent in all three phases to occur simultaneously. Thus, the 1. 33 I 
value is in excess of the actual maximum peak current which the. switch­
ing elements niay encounter. 
For the three-nhase transformer circuit (shown in Figure 2-5A), because 
of the complex fashion in which- currents are transferred from one phase 
to the other two during the zero voltage periods, it is very difficult to 
see how to choose the individual phase loads (within the permissible load 
range) in order to maximize the peak current in any one switching element. 
However, one attempt to do this yielded a peak primary current of Z. 7 1 
amperes, which is over twice that obtained using the phase shifted square 
waves. 
Since both circuits provide the same output voltage, and require the same 
number of switches, it is obvious that only half the peak current capability 
i-s required of the switching elements in the conventional scheme as 
compared to those in the three-phase transformer circuit. Since the 
three-phase transformer circuit-also requires a more complex driving 
circuit, it appears that the 10% transformer weight advantage would be 
,more than offset by the additional weight of the extra switch current 
capacity needed for operation with the three-phase transformer. 
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A more complex transformer suitable for operation with an input set 
consisting of 6 square waves, each shifted by 30' has been described in 
the literature. 1 
Preliminary investigation of the magnetic paths in this "hexadic" trans­
former indicates that it would not create the type of circuit problems that 
the three-phase transformer does. Like the three-phase transformer, 
the hexadi'c transformer obtains its weight savings by using less iron in 
those portions of the magnetic circuit where flux cancellations occur. 
It is estimated that the hexadic transformer is Z0% lighter than its six 
single phase equivalents. This general area of multiple inverters in 
connection with multiple transformers to produce stepped waveforms 
approximating sinusoids will be pursued in more detail in following 
quarterly reports. 
PARALLELING TECHNIQUES AND PROBLEMS 
Regardless of the exact nature of the inverter transformers, the switching 
elements can be considered as an entity. 
When the output required of any power switching stage is greater than 
can be handled with one switching device on each side, the power handling 
capability of the switch must be increased by paralleling. The simplest 
method of paralleling is to connect additional power switching elements 
in parallel -with the, original one. Although simple, this method suffers 
from the drawback that, because of the unavoidable differences in 
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internal impedance of the switching elements, the load current will not 
be shared equally. As discussed in the first quarterly report (pp 124­
125) the two non-dissipative paralleling techniques of interest are the 
split transformer technique-and the balancing reactor technique. These 
will now be analyzed in turn to. determine their relative merit. 
I. The split transformer technique 
The essentials of the split transformer technique are shown in 
Figure Z-7. Here, the original (unparalleled) circuit 
requires a power switching device with a capability of VI watts. The 
lower circuit indicates the technique used to split the load up into N 
equal parts, with each power switching stage being required to handle 
only VI/N watts. Because all the transformer secondaries are 
connected in series, the same current flows in each, and thus, 
through transformer action, the- primary currents are forced to be 
identical. This method achieves exact load sharing at the expense 
of splitting up"one large transformer into N smaller ones. The 
weight and loss penalties that this entails are obtained from the 
following analysis. 
It will be assumed that all of the smaller transformers are identical 
to one another and similar (in the geometrical sense) to the single 
large transformer; that is, with all dimensions scaled in the same 
ratio, the smaller transformers can be made congruent with the 
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large one. The smaller transformers will also, be operated at the 
same core flux density and winding current density as the larger 
ones. The analysis proceeds as follows: 
Let the large transformer have a power rating of PT. Then each of 
the smaller transformers has a rating of PI/N. If the weight of the 
large transformer is WI, then, by equation 2-10, W N , the weight 
of each of the smaller ones can be obtained as follows: 
WI = kP 3/ .WN k (I! ) 3/4 W1 4 N NS1 (2-1) 
Thus,, the weight of N of the smaller transformers will be 
N)31 = W, N' 4 Z-13) 
which is N 1/4 times as much a's the weight of the single large 
transformer. Since, under the operating conditions assumed above, 
the losses are directly proportional to the weight, the losses in the 
N'smaller transformers will be N 1/4 times the losses in the larger 
transformer. 
II. Balancing reactor techniques 
The weight (and loss) penalties incurred in using. the split transformer 
paralleling technique have already been analyzed (equation Z-13). 
Those due to another current balancing scheme, the use of balancing 
reactors, will now be investigated. 
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A comparison of using a balancing reactor to equalize the currents 
in two switching units. versus the use of a split output transformer 
to achieve balance will be examined first. The two methods are 
shown schematically in Figures 2-8A and 2-8B. The balancing 
reactor technique operates on the principle that, unless the currents 
in the two halves of the reactor are equal, a voltage is developed 
across the inductor in such adirection as to increase the current 
in that switch tending to carry the least current. Because the same 
switch will always tend to slack, the balancing reactor must always 
provide the same polarity voltage when-load currents are flowing 
in it. Thus, an air gap is required in the core to allow the flux to 
return to zero during the non-conducting halves of each cycle when. 
no current flows and the core must reset itself for the following half­
cycle. This air gap, coupled' with the relatively few turns required 
to support the small unbalance voltage results in the balancing, rea cto 
having a tairly high magnetizing current. (This could be reduced by 
over-design of the voltage capability of the unit). The magnetizing 
current flows through the 'switch which normally tends to carry more 
than its share of the load. Therefore, unlike the case of the split 
transformer technique, in the balancing reactor technique the 
currents in the switching elements are never perfectly balanced, 
the unbalance being due to the magnetizing current of the balancing 
reactor. 
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In the simple scheme shown in Figure 2-8A, the output transformer 
is ,rated at 2 1oV volt-amperes (where V is the supply voltage and 
2 Io is the D.C. current taken by the switching stage), and the 
balancing reactor is used at Io 2v volt-amperes, where v o is the 2 
maximum voltage difference required across the switching elements 
to-obtain the desired current balance. However, because of the 
unidirectional nature of the reactor current, only one-half of the 
B-H loop of the core of the balancing reactor can be utilized; thus, 
since only one-half of the voltage capability of the reactor can be 
utilized, its size and weight will be comparable to one of twice its 
normal VA rating. Therefore, for .purposes of weight and loss 
estimates, the VA rating of the balancing reactor will be taken as 
2 (Io XB)= 10v 0 . From equation 2-1O1the weight of the single 6ut­
put transformer plus two- balancing reactors for the balancing reactor 
technique will be 
W1= k [Z (+v)~ (2 IV) /](aZ-.14) 
Sin ", the weight of the Z split output transformers will be 
W2 = Zk (IoV) 3 / 4 (Z-15) 
The ratio of these weights is: 
Wl k Iovo 3/4+ ('I )3 4'3/ 
- kU2(Iovo)3 /4 2 IoV) - l( + - (2-16) 
w2 Zk (I 0 V) '4 
V o
 
This ratio is plotted in Figure 2-8D for different values of 0o 
V 
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and will be less than I (i. e. , the balancing reactor technique will 
be lighter) for 
V ,)341-1 or V> vo 
< 4t/7 4/ (Z-17')> 
For a typical VO of 1.5 volts for a silicon transistor, the cross­
over supply voltage for the two, techniques (from equation 2-17 or 
Figure 2-8D) is 18 volts. Above this value, the balancing reactor 
circuit of Figure Z-8A is lighter (and has smaller losses): below it 
the split output transformer technique is best. 
For balancing more than two switching elements at a time, there 
are several methods that may be used. The split transformer tech­
nique as shown in Figure 2-7 may be used. Balancing reactors of 
the type shown in Figure 2-8A may be connected in cascade; an 
example of this for the case of balancing four units is shown in 
Figure Z-8C. 
Although this technique (Figure Z-8C) requires a minimum number 
of reactors for the number of transistors to be paralleled, it has the 
disadvantage that if any one of the paralleled elements, develops a 
fault and is cleared from the circuit, the current in the remaining 
elements is no longer balanced, accelerating failure in the remaining 
switches. 
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A. 	 Reference Balancing'Technique 
One method of avoiding this problem is shown in Figure 2-9. Here 
the balancing reactors serve to maintain a constant ratio between 
the current in the reference switch and the current in each of the 
-paralleled power switches Should one of the power switches -be 
cleared from the circuit, all the switches, including the reference, 
will pick up proportional shares of the l6ad. (If the reference, 
switch fails, the balancing scheme becomes inoperative; for this 
reason, the reference switch is generally operated at a reduced 
power level to enhance its reliability.) As an example of this 
.operation, consider the ciTcuit of Figure Z-9 and assume 
1. 	 All the switches are operating 
2. 	 The total load current is I 
3. 	 The turns ratio of the comparison reactors is 
5:1 so that the reference switch current is 1/5 
of the power switch current. 
Let the power switch current be x. Then, the total current is 
5(x) + x/ 5 = I (2-18) 
which has the solution x = 192 I. Thus, each power switch carries 
19Z I amps and the reference switch ca-rries .03851. If one of 
the power switches opens, the equation for current division becomes 
4,(Xl) + 5 = 1 Z-19 
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This has the solution x= . 238 I; each power switch now carries 
238 I amperes and the reference switch< carries .0476 I. The 
currents are still balanced, although they are, of course, higher 
than when all switches were operating. As in the case of the simple 
circuit using only one balancing reactor, the actual switch currents 
will deviate from the ideal due to the magnetizing currents of the 
balancing reactors. 
An analytical investigation of the weight penalties inherent in the 
reference balancing technique will now be undertaken. If there are 
n power switches, and the current through the reference element can 
be neglec'ted, the current in-each reactor will be I/n, where I is the 
total current carried by the parallel switch bank. Since Z switching 
banks are use&for each inverter stage, the total number of reactors 
needed is Zn. Each reactor must be able to support v. volts 
(where vo, as before, is the maximum unbalance voltage between 
switch units when all are carrying equal current). Thus, the rating 
of each reactor (again inserting a factor of two to account for the 
reduced use of the core capability brought about by the unidirectional 
current), will be 2 voI/n amperes. The ratio of the weight of this 
system to -one consisting of n split transformers is then 
wt. of reference balancing technique': (VI) +n(Vo) 3/4 
wt. of split transformer technique (-L 3/4 
n-1/4 + /Z \_ 3/4 
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where equation Z-10 was used to evaluate the- relative weights. Thus, 
it can be seen that the weight (and loss) advantages of this system 
increase as the number of -elements to be paralleled increases and 
as the supply voltage increases. 
As a specific example, with Vo'= 1.5 V= Z8 andn= 6, using
 
Equation Z-ZO yields a ratio of
 Z-Z] 
wt. of reference balancing technique = -i/4+ (_2)314= 1.013 
wt. of split transformer technique 
Thus, under these conditions the split transformer technique is onl3 
marginally better than the reference balancing reactor technique 
and other considerations- would probably be the deciding factors. 
B. Closed Chain Balancing Reactors 
Still another technique using balancing reactors is shown in Figure 
Z,-10. Here, each switch has its current balanced with the two 
elements on each side of it (and the outside ends are compared-with 
each other, to form a closed chain). With the loop. closed, the 
balancing obtained by this technique is very good; when one of the 
switches is opened, the loop is opened and the unbalance increases, 
although the circuit still operates to maintain the balance. If the 
current, carried by the reference transistor is neglected, this 
scheme has the same weight as the reference balancing scheme. 
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It does have the advantage that all of the switches are, treated equally; 
any one can fail and the circuit will still operate somewhat. (In the 
case of the reference balancing scheme (Figure 2-9) failure of the 
reference switch means complete loss of balance, although balbnce 
will 	be maintained even though one or more of the power switches 
fail). 
As 	tile example worked out in equation 2-21 shows, neither technique 
(split transformer or balancing reactor) offers any great weight 
advantage over the other in the power level and voltage range under 
considerations. However, weight (and losses) are not the only 
items of significance. Reliability of operation is also extremely 
important; the problems involved in improving the reliablity of the 
power stage are indicated below. 
III. Reliability Considerations 
Due to the large number of power switching transistors required in 
the 10 KW inverter output circuits, pirovision should he made for 
the failure of. one or more of these individual units without causing 
inverter failure. Working for the moment -with the split transf6rmer 
circuit and allowing only one failure, the problem is that the switch­
ing 	stage combined output after the failure should have: 
1. 	 a. high enough fundamental component so that the 
output voltage regulation requirements can still 
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be met under the worst loading and input 
voltage conditions. 
2. 	 a low enough harmonic content so that the 
filtered output voltage can still meet the 
harmonic specifications 
These objectives can be met by eithe'r providing an excess of output 
voltage and harmonic filtering capability so that one power switching 
stage could be completely removed from the circuit in case of failure 
or by providing some means of isolating and/or replacing a defective 
component so that the output of all power switching stages is maintained. 
IV. 	 Redundancy Methods Used with the Split Transformer Technique 
Examples of two possible redundant techniques suitable for use with 
the, split output transformer approach are shown in Figures Z-11 and 
2-12. In these diagrams the FL,K n combinations are one shot, 
normally open thermal relays which operate in the following fashion: 
As long as the current through FLn has never been high enough to 
cause it to mnelt, FL continues to conduct current and K remains 
n n 
open. However, should excessive current cause the fusible link FLn 
to open, (just as a regular fuse would) the normally open switch Kn 
is closed. 
In Figure Z- 11, any failure of any circuit component which eventually 
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results in a high current through the fuse link FLI, closes the 
contacts KI placing a shotrt circuit across the transformer primary 
(or secondary, if that has the lower current rating), thus effectively 
replacing it in the overall inverter by a short circuit. (If the 
transformer were not shorted when FL was~opened, then all the 
voltage generated by the other power switching stages with which 
this one was connected in series would alppear across the output trans 
former (until it saturated). Thus, the net output voltage would be 
considerably reduced - once by having no contribution from this 
transformer and again by having the output contributions from the 
other transformers dropped across the defective stage. Hence, the 
need for shorting the transformer when its drive circuit becomes 
inoperative. 
In the circuit of Figure Z-IZ, the only type of failure that can be 
corrected is a short in either power switching transistor. When 
this occurs in S1 for example, the two identical links FL 2 and FL 3 
open, allowing contactors K2 and K3 to close, inserting S3 into the 
circuit in place of S1 . Similarly, a failure in S would result in S3 
into the circuit in place of SZ
. 
' Since there is only one S,, it cannot 
compensate for failure of both S, and SZ; ,should both S 1 and S2 fail, 
the transformer would still be shorted by Kz and K5, and F would 
remove S3 from the circuit. Clearly, this scheme provides correc­
tion only for a shorted transistor; shouid any other trouble develop 
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in the circuit, the links would still open, but the substitution of S3 
would not solve the problem, so the other links and F 3 would open 
making that particular power stage an open ciitcuit for the d. c. supply 
but a short circuit on the a. c. side. It is also questionable whether 
the single goodtransistor could'supply adequate current to the shorted 
unit to blow the fuse without itself being damaged. 
Examination of the circuits used for these two techniques indicates 
that the elimination technique shown in Figure 2-11 is the simpler 
and provides for many more eventualities than the replacement 
technique of Figure 2-12. 
Hence, the circuit of Figure 2-11 is the one tentatively selected for 
possible application in conjunction with the use of the split transformer 
technique. Since either of these techniques can result in the trans­
former primary being shorted, if the primary indicated would be only 
one phase of a three-phase transformer, the other two phases would 
not be-able to work properly and would fail also. Thus, a technique 
which involves three-phase transformers must be prepared to sacrifice 
two additional switching stages for every one that fails (which is not 
considered an acceptable solution).. The alternatives are the use of 
single phase transformers or multiphase transformers which do not 
require any special instantaneous flux conditions. Also, if a stage 
is eliminated, the resulting unbalance, in output voltage would have to 
be made up by the voltage regulator for that phase. Thus, individual 
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phase voltage regulation would also be required. 
V. Redundancy Methods Used with Balancing Reactor Techniques 
The problem of increasing reliability through the use of redundancy 
does not appear as difficult'when the balancing reactor technique 
of paralleling is used. This is due to the fact that the paralleled 
transistors are actually connected in parallel and when one fails, 
all that is required is that it be disconnected from the circuit (if it 
fails short)., and the other transistors in parallel with it will 
automatically assume the increased load. Hence, there is no 
significant change, in output waveform or amplitude when one of 
several transistors paralleled with a balancing reactor scheme is 
removed from the circuit because of failure. To avoid difficulties 
in the balancing reactorstransistors removed from the circuit have 
their balancing reactors shorted out; this is also accomplished with 
a fusible link as shown in Figure Z-24. 
VI. Transient Problems With Balancing Reactors 
The use of balancing reactors to provide for load sharing of con­
trollable switches presents problems not encountered when balancing 
reactors are used for equalization of current in diodes. These 
problems arise because of the inevitable difference in switching times 
of the paralleled units. For example, consider the balancing 
scheme of Figure 2-8A,, shown again in Figure Z-13. Assume that, 
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for some reason, an inductive load current I s is flowing in the 
secondary, and a corresponding primary current Ip is flowing through 
a reactive diode on the primary side. If S2 is slower than SI, and 
the drive provided is adequate to allow S, to carry a current of Ip, 
then, when S I and SZ receive the signal to turn on, the current buildup 
will occur initially in SI. As long as the curxent in S I is less than the 
transformed secondary current, in order to satisfy the relation 
£NI = 0 required of the output transformer, D2 will continue to 
conduct the amount of Ip not carried by S I . Since, as long as Dz 
conducts, the potential of the end of the transformer to which it is 
connected must remain at approximately ground potential, the other 
end, where the center tap of the balancing reactor for S 1 and SZ is 
connected, must remain at Z'E. However, as Sl starts to .conduct, 
the voltage across it goes to zero, leaving a drop of ZE across 1/Z 
of the balancing reactor.. Thus, a voltage of ZE is induced in the 
other, half of the primary, giving a total voltage across the yet 
unconducting SZ of 4E. This not only places a very high voltage 
requirement on SZ, but when SZ finally turns on, it does so into a 
voltage of 4E, thus doubling its turn-on switching losses. (By the 
same token, the turn-on losses of S1 'are virtually eliminated, be­
cause it turns on into the high impedance provided by the balancing 
reactor). The high voltage problem can be solved by placing a diode 
(or diodes) across the balancing reactor windings as shown in 
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Figure 2-14. This prevents the drop across the balancing reactor 
from exceeding 2 v d where v d is the forward voltage drop across one 
of the diodes. Since a typical value for vd is around 0.7 volts, this 
means that the reactor will be able to correct for differences in switcl 
drop up to 1.4 volts without any interference from the diodes. This 
value should be sufficient; if it is not, two (or more) diodes could be 
connected in series to provide 2.8 (or more) volts. 
This technique solves the voltage transient problem but starts a new 
one. Refer to Figure 2-14 and assume that S 2 turns on faster than 
S I . As SZ starts to conduct, the voltage across the balancing reactor 
will rise in such a fashion as to increase the voltage across Sl in an 
attempt to force it to conduct. The voltage across the reactor -can 
rise to no more than twice the forward drop across the diode, however, 
because at this point, DB will start to conduct and-, under these 
conditions- (i. e. S 1 not conducting) all of Ip could flow through DB 
into SZ . If Ip is greater than the maximum current permitted in S2 
(which may be, even in normal ci-rcuit operation, since Ip is intended 
to be carried by both S 1 and.SZ and thus only Ip/ 2 must be within the 
rating of S.) , SZ will experience excessive turn-on losses, may be 
pulled out of saturation by the heavy current, and may even be damaged. 
This can be solved by inserting a saturable reactor in series with the 
switching section to limit the current to a small value until both 
transistors have been turned on fully. A method for accomplishina 
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this and providing a reset for the cores at the same time is shown 
in Figure 2-15. In this circuit, the same core is saturated in 
alternate directions by the two switches. At turn-on, the supply 
voltage appears across the.saturating core until it saturates, at 
which point the voltage ,is transferred to the output transformer 
primary winding. Regardless of which element the voltage is dropped 
across, it is transformed and appears in series with the supply 
voltage across the other (open) switch. Thus, the switch'is re­
quired to withstand ZE, which is no more than it would if the satur­
ating- core were not present. A problem occurs, -however, when the 
switch that was on is turned off. The saturated inductance of the 
saturable reactor tends to maintain the currentthrough it constant. 
Thus, it increases the voltage across the switch turning off (in an 
attempt to keep the current constant) increasing the turn off losses. 
With proper design and core materials, this effect is very small, as 
can be seen from the following example. Suppose the current to be 
taken by each switch section is 100 amperes, the delay required to 
allow all transistors to become conductive is 10 usec and the supply. 
voltage is 30 volts. 
Then, using a supermendur core with a Bma x of Z0 x 103' gauss ( or 
a total 4 B during the delay period of 40 x 103 gauss, since the core 
goes from -Br to B each time, 'and Br B a for supermendur)0max max 
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the turns-core cross-section product is given by: 
- 8 - 5V t x 10 30 x 10 x 108 5
 
N~c = AB 2 (2 x 104 )
 
Allowing each winding to pass through the core twice, a core cross­
sectional area of 0. 3-5 crri Z is required. A magnetics core 50094 of 
2 mil supermendur will provide this core cross-sectional area and 
has a window area adequate for the copper required. The magnetizing 
current for this core would be . 52 amperes; this is the current that 
would flow when the core was unsaturated. After saturation, of 
course, the current would be limited by the load (to 100 A, in this 
case). Under the assumption that 'the inductance of the saturated core 
is .simply the inductance of a single turn loop, it can be calculated 
from the following formulaZ once the physical dimensions are known. 
L(hy .-a 16ia (-3 
L Vhy) =-100 [7.353 log1 0 -d - 6. 386] (2-23) 
where a = mean radius of ring in inches 
b = diameter of wire in inches 
From the core and wire dimensions, for this case a'_ 1/2 in 
.bt--1/B in 
Thus, the saturated inductance calculated on this basis is (from 
substituting into Equation 2-23) is 0. 35Lhy. Assuming the fall time 
of the current to be 1/Z of the rise time or 5 usec, the di/dt in this 
-circuit is 10005 x 10 6) = Z0 x 106 amp/sec. The voltage across 
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the "inductor'' will then be e = L di/dt = (3.5 x 10-8)(2 x 107) = 0.7 
volts. Clearly, this is negligible compared to the E or so volts 
which will be present from the d. c. supply. (Whether the voltage is 
E, 2E, or some other value will, in general, depend on the circuit 
and-load). Thus, this proposed technique reduces turn-on losses 
without significantly increasing the turn-off losses. In order for this 
technique to operate properly, however, (leading) reactive current 
must be prevented from flowing through the saturating reactor wind­
ings and prematurely resetting the core. Under conditions of -an 
effective leading power factor load (which can occur for some phases 
in a multi-stepped inverter even if the actual external load is resistive 
or lagging, because of the phase difference between the 'load current 
and the output voltage of the individual stages making up the composite 
waveform) if reactive current is allowed to flow through the tran­
sistor the delay core will be prematurely rest at a time when it would 
be especially needed-. This can be seen by referring to. the circuit 
diagram of Figure Z-1-5 and the waveform drawing Figure 2-.16A which 
shows the relationship between phase output voltage and current for 
capacitive, resistive, and inductive loads. 
In the capacitive load case, assume S1 is on and, conducting current 
in the direction indicated (Ii). Then, towards the end of the half 
cycle, the direction of the current reverses, and D 1 then conducts, 
resetting the saturable reactor in a direction as to allow current 
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to flow unhampered into the undotted end. When the half-cycle is 
over and Sz turns on, it is immediately able to pull current through 
its winding on the saturable reactor, because the core had already been 
reset by the earlier reactive current in D . A similar analysis will 
show that this problem does not exist for loads which appear resistive 
or inductive to this phase. 
The obvious solution-to the problem is to prevent reactive current 
from flowing through the reactor winding. This can be partially 
solved very easily by moving the reactive diode connection points t 
the top ends of the saturating reactor winding, -as shown in Figure 
2-16B. However, even though (as shown in Figure Z-16B) a reactive 
diode is available to provide a current path which does not include 
the saturating reactor, if there is a d. c. oath to qround from the base 
of the switching transistors, some current is, able to flow through them 
in the reverse direction with a drop less than or 'equal to the drop 
across the reactive diode. This then provides ,a base current which 
allows the emitter to act as a collector (and vice versa) and tran­
sistor action provides an even lower voltage drop path through the 
entire transistor (Ir' on Figure 2-16A). If the transistor base is 
forward-biased, (as it would ordinarily be at the time when reactive 
current could flow) the reactive cur-rent has an even easier path 
through the transistor because the base collector diode will already 
be forward-biased. Hence, the reactive current will be able to flow 
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through the transistor with a very small voltage drop, completely 
by-passing the reactive-diode. A solution to this problem is to re-, 
verse bias the transistor base-emitter junction by an amount at least 
equal to the forward drop of a diode whenever reactive current flows. 
This can be accomplished -by a feedback technique described more 
fully later in the report (pages 62-65). 
Although the saturating core technique virtually eliminates turn-on 
losses, it introduces losses of its own, since the saturable reactor 
core is always driven to saturation in each direction. However, the 
savings in turn-on losses (with presently available transistors) out­
weighs the additional core losses, making this a worthwhile technique. 
This concept was investigated in the laboratory, with the results 
being given in Appendix 2-1V. 
v-n. Transient Effects With Split Transformer Paralleling 
When using the split transformer technique, as, long as each power 
switching circuit has reactive diodes, the maximum voltage that can 
appear across any power switching element is two times the supply 
voltage, and even under transient conditions, it is impossible for-the, 
current in any transistor to exceed its rating (as long as the load 
current is within specifications ). 
Thus no additional parts are required to make a paralleling circuit 
such as shown in Figure 2-7 safe from transients-under practical load­
ing conditions and component tolerances. 
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SUMMARY OF RESULTS 
The results obtained from this study can be summarized as fbllows: 
1) 	 For maximum efficiency, transformers should be operated so 
that their core loss is 2/,a times the copper loss. ("a" is the 
exponent in equation 2-2),. However, there is very little difference 
in efficiency in transformers operated 'in this manner and -those 
designed for equal core and copper losses. 
2) 	 For transformers designed with the same coil current afid core 
flux densities, the losses are proportional to the weight, and 
also are proportional to tne tree-fourths power of the volt-ampere 
rating. 
3). 	 The loss weight product of a transformer is minimized by operating 
itwith its core flux as high as possible, and copper losses in the 
proportion prescribed by result 1 above. 
4) 	 I emperature becomes an increasingly important design factor as 
the operating frequency is raised; at 3200 -cycles, internal temp. 
erature rise rather than core saturat;-- or regulation limits the 
power that can be handled by all but very small transformers. 
5) 	 Three-phase transformers, though being themselves lighter than 
the equivalent single-phase transformers, require&over twice the 
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switching stage current capacity as the single-phase transformers 
in the circuits investigated. Thus, they were contradicted be­
cause of their effect on the rest of the circuitry. 
6) Whether the balancing reactor or split transformer paralleling 
technique will be lighter depends on the number and type of units 
to be paralleled and the supply voltage. An example of how to 
determine the optimum method is worked in detail in the body of 
the report. 
7) The problem of nroviding redundancies in these paralleling schemes 
is also discussed along with the special circuit problems each 
method introduces. 
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SWITCHING ELEMENT LOSS STUDIES 
Although many of the losses in power switching semiconductors, being a 
component and/or materials problem, are beyond the control of the circuft 
designer, he can effect significant savings in several areas. Basically, 
losses in power switches (either transistor or SCR) come from the following 
sources. 
1) "on" losses 
2) "off" losses
 
3) switching losses
 
4) drive losses
 
The problems associated with minimizing each of these losses will now be 
discussed. 
I. Forward or "On" Losses 
The best and most direct method of reducing forward losses is to reduce 
the current carried by the semiconductors (or, just as well, the number 
of semiconductors in series with each current path). Examples of this 
were discussed in the first quarterly report and indicated the undesir­
ability of using d. c. regulators or bridge circuits in inverters operating 
from low voltage sources. The three-phase transformer circuit discussed 
on page 131 of the first quarterly report was also rejected for requiring 
excessive semiconductor current capability. 
47 
In both silicon and germanium transistors, adequate drive is essential 
for keeping forward losses low, since, up to a point, an increase in 
drive results, in a decrease in forward drop across the transistor. (It 
also means an increase in the drive losses, so maximum drive may not 
be the optimum). 
Germanium transistors have lower forward drop than silicon, and con­
siderable savings may be made here, if thermal considerations 'ermit 
the use of germanium. The saturated transistor approximates a fixed 
resistor in the forward direction, so it is the r. m. s. current which 
actually should be, minimized in the case of transistors. 
Once on, the forward drop of the SCR is independent of drive and is also 
largely independent of current in the normal region of operation. This 
drop has approximately the characterisitcs of that of a silicon diode although 
it is slightly larger. Thus, the SCR drop is greater than that of a silicon 
transistor at low currents, but approximately equal at higher currents, 
A new line of inverter-type SCR's has an even higher forward drop than 
the standard SCR, this parameter having been sacrificed to obtain a smaller 
turn-off-time. Unless the slightly faster turn-off-time and higher dv/dt 
capability of these units was required (as it would be at higher 'frequencies 
and voltages), standard SCRI' a selected for turn-off-time would result in 
lower overall losses. 
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Ii. 	 Reverse or "Off" Losses 
With proper design, reverse losses in all components- can be made quite 
low in comparison to the other losses. With transistors, reverse base 
bias is all that is required to attain the minimum value. Since this los's 
is due to highly temperature dependent leakage, currents, it can be re­
duced by lowe-ring the junction temperature of the device. (The mian 
purpose in lowering junction temperatures, however, is usually reliability, 
as the small improvement in losses is generally not worth the extra heat 
sinking required). 
III. 	 Switching. Losses 
Switching losses are of two types: turn-on losses and turn-off losses. 
With 	transistors, turn-on losses can be reduced by
 
I) 	 using transistors with higher switching speeds; 
2) 	 providing fast-rising base overdrive at turn-on in order 
to reduce the switching speed; 
3) 	 making the load appear inductive at turn-on so that the 
voltage across the transistor can drop to a low value as 
soon as it starts to turn on. 
xahixple of the application of this third rule is found in the saturating 
inductance inserted in the collector lines of Figure 2-15. The same 
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ideas can also be-applied to SCRI's. In fact in many SCR circuits it has 
been found necessary to insert additonal"inductances in series with cer­
tain current paths in order to prevent SCR damage- due to large currents 
at turn-on flowing through a small fraction of the total available junction 
area and causing localized heating. 3 A typical circuit (the McMurray 
inverter) is shown in Figure Z- 17.. Here LC is in the circuit to limit 
the. current when SCR 3 and SCR 6 or SCR 5 and SCR 4 are turned on. 
When either SCR 1 or SCR Z is turned on, LC still serves to limit the 
initial current through CC, and Lf, the filter inductance, limits the initial 
current to the load. 
A typical SCR drive circuit which meets the requirements listed above is 
shown in Figure Z-'18A. In this circuit, as the square wave source goes 
positive,, no voltage is applied to the SCR gate until C has had time to 
charge up through R1 . to the firing voltage of the Shockley diode SD. When 
this point is reaced, the voltage across the diode suddenly drops, applying 
nearly the full voltage"of G across R Z and the SCR gate. (R2 serves only 
to limit the peak current through the gate, so C soon discharge-s and the 
current falls to a level, 'determinedmainly by R1 , which is sufficient to 
hold the SCR in the "on" -condition). 
Turn-off losses in transistors can be reduced by 
1) using transistors with higher switching speeds; 
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2) providing fast-rising reverse base drive in order to 
quickly remove stored charge; 
3) 	 making the load.appear capacitive (at turn-off). 'This 
allows the current through the "on" transistor to drop 
to zero without requiring (instantaneously) a corres­
ponding voltage change, as would be the case. with a 
resistive load). 
It can 	be seen that there is a conflict between the requirements for re­
ducing turn-on and turn-off losses -- namely for low turn-on losses, an 
inductive load is needed while reduction of turn-off losses requires a 
capacitive load. The saturating reactor as used in Figure Z-15 is a partial 
compromise in that at turn-on, it makes the circuit look very inductive 
whereas it has virtually no effett at turn-off because it is saturated at 
that time. 
Virtually all of the turnt-off losses in SCR circuits occur not in the SCR 
itself but in the corhnmutating circuit needed to provide the necessary 
turn-off-pulse. The McMurray circuit, shown in Figure 2-17 is one of the 
most efficient circuits in this regard, in that the commutation energy is 
not dissipated each cycle, but rather is stored in the commutating cap­
acitor for the next half cycle. 
Because of charge storage, an SCR that was carrying current is a short 
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.circuit in the reverse direction for a short time after the voltage across 
it is reversed. This must be taken into account'in commutating 
circuits to avoid having unexpected current paths not limited by 
inductances. 
IV. Drive tosses 
In general, drive losses are of two types: those actually lost in the 
driven device and those losses which occur in the circuit used to match 
the driving source tb the given load. This last type of loss increases 
with the possible.variation of input impedance of the power switching 
device. In the case of SCR's, there is a large variation in gate charac­
teristics from unit to unit; with transistors, temperature accounts for 
considerable variation. Because SCR drive requirements amount to a 
very small portion of the total device losses, it is not worthwhile to go 
to any complexity to reduce them, save for those steps necessary to pro­
vide the proper waveform as-described under the switching lass section. 
With transistors (especially silicon), the drive losses can be an 
appreciable part of the total losses and some added complexity to, reduce 
them may be worthwhile. - Two possible drive schemes are shown in 
Figures 2-18B and 2-18C. 
Figure Z-18B shows the situation with fixed square wave drive. Even 
though the steady state collector current (shown dashed) requires only 
a level of drive as shown by the dashed line on the drive waveform, 
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because, under transient conditions, the collector current may become 
as large as. the solid collector current waveform, the drive must always 
be maintained at a level high enough to adequate for, this worst case. 
Thus, for most of the time, considerable drive power is used which is 
not required. In addition, the excess drive will increase the turn-off 
losses. A considerable improvement on this drive is shown in Figure 
2-18C. Here, only a small square wave drive is provided by the normal 
drive source; the remainder of the required drive is obtained from current 
feedback from-the Output collector current. Thus, tnder high load 
conditions (,solid line) the drive is adequate, and under low load conditions 
(dashed line) the drive -has been reduced proportionally, so it is still 
adequate. This type of drive-is near optimum, since the driving signal 
is adjusted continually and virtually instantaneously in order to provide the 
necessary drive and no more. This type of drive also eliminates the 
problem of reactive current.flowing in the power switches and upsetting 
the turn-on delay core reset as discussed earlier in the section on transient 
effects with balancing reactor paralleling. 
53
 
10 KW INVERTER STUDY 
Introduction 
In order to obtain a meaningful comparison of the use of SGR's or power 
transistors for the 10 KW 3200 cycle inverter, it was decided to make 
comparisons on the basis of the calculated weights, efficiencies, and 
parts count of paper designs for each. 
In arriving at the choice of circuit for each type of inverter, consideration 
was given to the fact that, for the input voltage and current levels under 
consideration, phase shift modulation appeared to be the best method for 
voltage regulation. (This was discussed in the first quarterly report.) 
For the SCR circuits, it was decided to retain as much as possible the 
basic advantage of the SCR circuit -- its simplicity. Therefore, a very 
simple power switching scheme which required a total 6f only 12 power 
switching SCR's was used. (The simplest practical parallel inverter 
scheme, the McMurray-Bedford circuit, uses only 2 power switching 
SCR's, per stage, and no commutating SCR's.) However, as indicated in 
the first Quarterly Report, the commutating losses in this circuit are 
excessive at 3200 cycles, being 7. 8 times the losses. which would result 
if only the load current flowed in the SCR's. The McMurray circuit, 
while considerably reducing the commutating losses (by a factor of -5:4), 
does so at the expense of adding 4 commutating SCR's per power switching 
stage, for a total of 24 additional SCR's per complete three-phase 
inverter. 
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For the transistorized inverters, even though every effort was made to 
keep the number of transistors in the output switches low,, it was found 
that, at a minimum, 7Z would be required. 
in view of this large number, it appeared reasonable to divide them up 
into groups of moderate current capability and then combine their outputs 
to form a more complex and more easily filtered wave than was obtained 
with the SOR inverter. Thus, sorno or all of the weight and space lost 
in having to parallel units could be made up in the reduced filter require­
nients. Also, some thermal problems-might be eased by having several 
smaller transformers rather than one larger bne., 
To compensate for the obvious disadvantage of the unreliability of the 
large number of transistors required, redundancies were added to each 
switching section. 
A block diagram of the transistor circuit used in shown in Figure 2-19A. 
Circuits for the individual blocks of Figure 2-18A can be found in 
Figures 2-20 through 2-26. Loss and weight estimates and parts counts 
are given in Table 2-2. Descriptions of the function and operation of 
each of the circuits used as well as an overall description of the operation 
of the inverter are given in detail in the two sections following. 
II. Transistorized Output Stage Inverter 
A. General Description 
The block diagram of the complete inverter is shown in Figure 2-19A. 
The master oscillator-pulse shaper provides a series of output pulses 
at 1Z times the inverter output frequency. These are fed to two 
places: 1) a six phase transistorized flip-flop .set which provides an 
output consisting of 6 square waves, (at the inverter output frequency) 
each displaced from the next by 30% and 2) a phase shinter, wnich is 
capable of delaying the pulses from the oscillator by any amount from 
(approximately) 150 to 175' as measured at the fundamental frequency. 
The pulse output of the delay circuit, which has the same appearance 
as the pulse output directly out of the master oscillator-pulse shaper, 
is then fed to another six itage ring connected flip-flop identical to 
that mentioned above. Its output is another set of 6 square waves at 
the inverter fundamental output frequency with each displaced from 
the next by 300, and the entire square-wave output set dis'placed 
from the corresponding ones provided by the first flip-flop set by 
an amount depending on the delay provided in the-delay circuit 
(15-175°).. These waveforms are shown in Figure 2-19B. These 
outputs (6 from each flip-flop set) are then amplified by their associated 
driver amplifiers and fed into the input of the square wave power 
switching stage where they are further amplified and transformed by 
various ratios -onthe output transformer to be added in series with 
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one another to yield the conposite output. The turns-ratios and 
method of interconnection are shown in Figure Z-5B. With this 
technique, the output voltage shown in Figure Z-6 contains no hai ­
monis lower than the llth. This scheme of utilizing all six square 
wave output voltages to form part of each phase output voltage was 
chosen in preference to a similar, scheme which generates a com­
parable waveform with the use of only 5 of the 6 available waveforms 
4 
because the-method of using all six square wave voltages gave a more 
complete distribution of phase loads and allowed all twelve output 
transformers to be identical. The hexadic transformer described, in 
the above mentioned report could still be used in this scheme. 
Although the generation of an even mowe complex waveform than that 
provided by the six square wave approximation would permit a further 
decrease in filter size, this was not attempted because of the 6 step 
scheme, when scaled down to handle the 2 KW inverter, would require 
just I transistor-in each power switching element. Clearly, a more 
complex system than the 6 step approach Gould not then be scaled 
down without becoming overly complex for its function at the lower 
power levels. (The next possible number of steps in a scheme of the 
type used here is 9, whilch would mean a 50% increase in the overall 
complexity.) It should also be mentioned that the filter in a static 
inverter performs two functions: it not only removes unwanted 
harmonics from the power stage output, but also acts as a buffer 
between the power -switching stage and the load, This will be further 
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discussed in the filter section. 
The delay of the variable pulse delay circuit is controlled by the, 
voltage and current feedback circuit to maintain the average of the 
phase voltage outputs at the desired value (or peak current in any or 
all phases below the 200% overload limit). The individual blocks are 
discussed in more detail in the following sections. 
B'. Master Oscillator -Pulse Shaper 
The master oscillator determines the final output frequency of the 
inverter and is chosen to have an accuracy and stability consistent 
with the inverter output frequency requirements. As indicated in the 
first quarterly report, the design details and relative merits of the 
various types ofprecision oscillators have been well covered elsewhere 
and will not be duplicated here. Because of the frequency dividing 
effect of the flip-flops, the output pulses from the master oscillator­
pulse shaper must be at 12 times the fundamental output frequency 
of the inverter. The -pulse,shaper (if required) serves only to 
modify the oscillator output'into a form suitable for triggering the 
flip-flops. 
C. Six Phase Count-down Circuit 
Each six phase count-down consists of 6 flip-flops interconnected in a 
closed loop with the triggering arranged so that successive input 
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pulses result in the triggering of successive flip-flops around the 
ring. Starting circuits are provided to initially set all flip-flops to 
a predetermined state to insure proper sequencing and output wave­
forms. Since the input pulse s are of constant frequency, the output 
of each flip-flop is a square wave, displaced from the other flip-flop 
square wave outputs by multiples of 300 at the fundamental inverter 
output frequency. (They are, of course, spaced at integral multiples 
of the period of the input pulses, which are at 12 times the output 
frequency).
 
D. Variable Pulse Delay 
The purpose of the variable pulse delay circuit is to delay the pulses 
from the master oscillator to the second flip-flop set so that the 
output square waves from the second flip-flop set will lag those of 
the first by a controllable amount. This problem is made difficult 
by the fact that the time delay required is greater than the period of 
the input pulses. In fact for operation under short circuit conditions, 
a delay up to 6 times the period of the input pulse is required. (This 
much delay amounts to a half period at the fundamental, making the 
two output voltages from the power stages 1800 out of phase, thus 
cancelling one another .and limiting the output current to a low value). 
One possible solution to this problem is shown in the block diagram 
Z-Z0. Here, the incoming pulse train is transformed into a square 
wave of 6X output frequency by the flip-flops. This square wave is 
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then passed through a series of variable delays, each of which has 
the circuit of Figure Z-21, and can delay it on an amount that ranges 
from 0 to T /1Z (where T o is the period of the fundamental output). 
Thus, after 6 delays, the output square wave has a frequency of 6X 
the inverter output frequency and can be varied from 0 to 1800 as 
measured on the time scale of the fundamental. This square wave 
is then differentiated and rectified to obtain the delayed pulse trair 
which is then fed into the second flip-flop set. Appropriate circuits 
are provided to insure that all flip-flops are initially set to the 
proper state for correct start-up and synchronization. 
A simpler technique for accomplishing the same result is the use of a 
voltage-controlled variable frequency oscillator to produce the 
second pulse train. When the inverter output voltage is correct, 
the feedback voltage from the voltage regulator is such as to hold 
the frequency of the second oscillator in exact synchronism with the 
master oscillator (although there will be a phase difference). Should 
an increased load lower the output, the feedback signal increases the 
frequency of the second oscillator, (thus advancing the phase of the 
square wave output from the second flip-flop set) until the output 
voltage is again at the correct level, at which time the second 
oscillator is againheld in frequency synchronism with the master 
oscillator (though with a different "phase difference than before). 
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Though a much simpler system than the first one discussed, this 
technique has its disadvantages. Care must be taken that the regulator 
acts quickly enough and does not overshoot, so that before equilibrium 
is reached, the phase difference between corresponding square waves 
from the two flip-flop sets does not slip into the 180 to 360 degree 
range, matking the previously negative feedback positive, causing 
oscillation of the output voltage. Whether or not the avoidance of 
this problem would be difficult or easy would require more detailed 
study than is presently warranted. 
E. Driver Stages 
The amount of drive power required d'epends on the drive technique 
used. For the feedback technique for drive reduction which is 
proposed, the drive signal consists bf two parts: a short duration 
high current pulse which cancels out the feedback drive which was 
being provided to the ttonl transistors and simultaneously provides 
turn-on base drive for those which had been off. 
Once the switching has been accomplished, only a small amount of 
drive is required f;rom he driver stage itself, the major part of the 
drive power being supplied from the feedback circuitry. A circuit 
capable of providing this type of drive is shown in Figure 2-22. In 
this circuit, until C has been charged sufficiently through RI, the 
Shockley diode does not conduct. However, when the breakover 
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voltage of the Shockley is reached, it reverts to the,'conducting state, 
pla'cing the full voltage of 'C across the load. iRZ limits .the current 
at the instant that the Shockley diode conducts to the desired value; 
R 1 provides the steady state current limit. 
When the input square wave reverses, the voltage across C decreases 
from its steady-state value and goes through zero as C charges up. 
again through RI, this time to the negative of its value, during the 
previous half cycle. As the capacitor voltage nears zero, the current 
'through the Shockley diode falls below its holding current, and it 
regains its forward blocking characteristics. As C continues to 
charge up through RI1 , the voltage across the 'Shockley starts to rise, 
just as it did during the first half cycle. The Shockley breaks down 
when a high enough voltage is reached. The only difference is that 
now the voltage across C (and hence the load) is the negative of what 
it was during the first half cycle, thus turning on the transistors that 
were off and turning off those that were on. The use of a single 
Shockley diode in a bridge configuration not only saves a Shockley 
diode over the conventional approach, but also insures symmetry of 
operation, since the same components 'produce both the positive and 
negative half cycles. 
The technique of providing a drive proportional to the collector 
current is shown in Figure 2-23. Here, the Shockley diode drive 
circuit as shown in Figure 2-Z2 is represented (during that part of 
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the cycle after the initial surge of current) by a constant current 
source, since it has a high internal impedance compared to the load. 
The turns ratio N B = B is chosen such that where B is the (2-24i 
NC 
minimum current gain of the transistor under the circuit operating 
conditions. Hence, the total drive to the transistor is 
IB = NC I + ND (2-25)' DNB NB 
The drive is thus a constant term plus a term directly proportional 
to the load (collector) current. 
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As can be seen from 2-67 and the schematic of Figure 2-26, when 
the circuit is required to supply reactive currents, (IcKO) it is 
possible for the value of IB as given in 2-67 to be negative. In fact, 
this will occur for 
>K NDID 26) -­
- NC 
where I1 = - and is the value of the total reactive current flowingIC 
in both the reactive diode and transistor. 
During the time when the net base drive to the transistor is still 
positive but reactive current is flowing. the core is being reset. 
However, under these conditions, the voltage across the core is 
only about 1 volt, so about 300) sec would be required to reset the 
delay core described in page's 44-45. 
The determination of the actual length of reset applied to the core 
proceeds as follows. 
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With the magnetizing current of the core at about I amp, a reasonable 
value of current which the drive circuit should be able to provide 
by itself is around 5 amp. Assuming a minimum/9 of 10, the 
square wave base drive (on the secondary side of the transformer) 
is 5/1-0 = 0.5 amp. The turns ratio of is then 10. Hence, for__B 
NC 
reactive currents greater than 5 amperes, the transistor base-emitter 
diode will be back-biased, and no reactive current will flow in the 
transistor. Since each transistor alone could safely handle 50 amp 
peak current, there is no difficulty with values less than that. This 
is the worst case, and the collector current can be -expressed as 
= 50 sin (Zi7r(400) t) (for 400cycles which is a worse case than 3Z00I C 
cycles). This will have a value between 0 and -5 amp only for a 
length of time equal to about 42/tsec. Hence, this is the time avail­
-able for prematurely resetting the core. Since, at the voltage 
available ( 1 volt) it would take about 3 03#sec for a complete reset, 
it can be seen that only about 15% of the delay time of the core has 
been lost, At high prospective reactive currents, the time required 
for the reactive current to reach 5 amperes after passing through zero 
would be even less, hence the loss in delay would be correspondingly 
less. 
F. Output Stage 
A schematic of the output stage is shown in Figure 2-24. T 1 with its 
three secondaries is the output transformer; D1 and D2 are the 
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conventional reactive diodes. T? is the saturating reactor which 
serves to delay rise in collector current until the transistors have 
had ample opportunity to turn on, and T 3 is the driver-feedback 
transformer. 
The drive circuitry is of the feedback type, both for reduction of 
normal drive losses and also for proper shunting of the reactive 
current into the reactive diodes. This necessitates having the drive 
transformers for each side separate, since a reactive current in one 
side would result in a turn-on signal to the other side if the drive 
transformers were coupled. 
The transistor collector currents are balanced with- balancing reactors 
connected in a reference balancing scheme. Each transistor is fused 
in such a manner so as to disconnect it from the circuit in the event 
it shorts out (collector to emitter). Should any one develop an open, 
the diodes D5 and D6 act to prevent its balancing reactor from 
supporting all the voltage for awhile and upsetting the balancing 
arrangement. Should the reference transistor short, the fuseable ­
link-operated relay converts the reference talancing arrangement 
over to a different type -of balancing scheme wherein the currents in 
all the transistors are forced to be equal because of the same 
current circulating in the now series connected secondaries of the 
balancing reactors. Thus, with this scheme, failure of the reference 
transistor does not resut'tin failure of the balancing scheme. Diodes 
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and D8 serve the same purpose for the reference transistor thatD7 
the diodes D_5 and D6 do for the ordinary power switching transistors3 
in the event that the reference transistor opens instead of shorts, the 
balancing reactor secondaries still have a current path. (The 
operation of the fusible links is discussed on page 30. 
Each primary of the two sets of output transformers has its 
three properly ratioed secondaries connected in series with the 
secondaries from the other transformers from that set to form a 
three-phase set of output voltages, each of which, line to neutral, 
looks like Figure Z-6. The multi-stepped outputs from the two 
sets of 6 output transformers are then also added in series to yield 
the final set of three-phase output voltages. The exact waveshape 
of the total output will vary because of the variation in phase displace­
ment between the corresponding outputs of the two six square wave sets 
but in any event will contain no more harmonic voltage than the sum 
of the individual multi-stepped outputs. (The percentage of harmonics 
will, in general, go up as the phase displacement between the two 
multi-stepped outputs increases because the fundamental component 
decreases. If the phase displacement between the outputs is 9, and 
each has amplitude A1 , the amplitude of the fundamental component 
of the combined output will be ZA cos 9 /2. Similarly, if the ampli­
tude of the nth harmonic in each wave is An, then the component of 
that harmonic in the combined output will be ZAn cos n f/Z. It can 
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be seen that the amplitude of, say, the l1th harmonic will have 
several maxima and minima in the range for 0 where the 
amplitude of the fundamental is a constantly decreasing function.) 
For the 10 KW inverter, the number of power transistors required 
on each side of each switch would be four (the same as the number 
actually shown on the drawing of Figure 2-24). Since the circuit has 
been designed so that failure of the reference transistor does not 
result in failure of the balancing network, the reference transistor 
is operated at the same current as the other power switches. Under 
these conditions (4 transistors total per side, with reference tran­
sistor carrying full load) the peak collector current in each of the 
transistors will be less than 75% of their rated maximum under the 
worst case condition of 200% load on all phases. (The phase angles 
of the loads were also assumed to be those which would provide the 
worst possible vector summation of load currents for the phase under 
consideration). Even should one of the four transistors fail, the 
remaining three will not be stressed over their ratings on the Z00% 
overload. Similarly, two of the transistors could fail and the unit 
still carry the normal 100% load. 
C- Output Filter 
The output filter serves two purposes. The first and most obvious 
is the reduction of the harmonic content of the power switching stage 
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output to a value required by the load. The second is the isolation 
,of the load from the power switching stages. The necessity for this 
latter requirement is made more evident by considering the following. 
Assume a short circuit is applied to the output. With no filter, the 
rise of output current would be limited only by the internal impedance 
of the power switching stages. Hence, there is a very serious 
problem in getting the overload, detection circuit to sense and correct 
for the overload before damage is done. However, with a filter be­
tween the power switching stage and the load, the (shunt sections of 
the) filter supply the instantaneous current demanded by the load and 
required to activate the overload detection circuits. Because of the 
,filter impedance, there is a definite time required for the current to 
build up in the-power switching stage. For an example, consider 
the usual filter circuit shown in Figure Z-ZSA. With the filter im­
pedances as shown, and a short circuit applied, in 1/4 cycle the 
current taken from the source .can increase by an amount equal to 
the normal full load current. For filters with elements having a 
higher impedance relative to the load than this one, the rise is less 
rapid, and conversely. Previous experimentation with filters has 
led to the configuration of Figure 2-25B as having a slower rate of 
rise of current under short circuit conditions for the same element 
values as the filter of Figure Z-Z5A. (This has got as yet 'been 
verified analytically). 
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The filter of Figure Z-Z5C was the configuration tentatively chosen 
for the 10 KW transistorized inverter and the element values indicated 
oh the figure are those required for the amount of harmonic reduction 
required by the multi-stepped output of the selected power stage. 
These were calculated to prevent the amplitude of the lowest harmonic 
(the l1th) from exceeding 2% of the fundamental under the worst 
loading and input conditions of no load and maximum input voltage. 
H. Voltage and Current Regulator 
As indicated previously, the voltage and overcurrent controls operate 
on the variable pulse delay networks to provide a phase shift between 
the two multi-stepped outputs such that the fundamental component 
of the output voltage after filtering is the desired value (or is small 
enough to limit the current to the specified value). However, becaus-e 
of the interconnections between phases, any voltage control that works 
in this fashion must of necessity regulate all three phase voltages 
simultaneously, since there. is no means of varying the phase bf one 
and not the othe-r. Since unbalanced loading or unbalanced voltage 
drops in the filters are the Only'means by which one phase voltage 
may be affected differently from the others, if it were not for these 
effects, it would be possible to voltage regulate only by varying all 
three phases simultaneously as the proposed system does. 
Since some unbalance in phase output voltages is allowed (so long as 
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no voltage goes out of the specification limits) an analytical invest­
i-gation was made in order to determine the amount of voltage unbalance 
that could be expected. As in the case of the determination of the 
peak current in the transistor-s, the interconnection of all the phases 
makes it difficult to determine what the worst loading condition would 
be'. However,, a loading condition of 0.8 pf, full rated KVA was used 
to load one phase, and the other two phases were left unloaded. It 
was assumed that the filter elements were tuned so that at rated 
current, the inductive and capacitive reactances in the seriies section 
were within 5% of each other. The variations in the magnitude of 
the phase voltages were then due to: 
1. 	 resistive drops in the filter, 
Z. 	 resistive drops in the output transformer 
3. 	 resistive drops in the power switches and reactive 
diodes. 
Similarly, phase shifts in the output were due to 
1. 	 phase shift in filter due to inexact tuning of elements, 
Z. 	 phase shift in the power, switching stages due to 
variations in the cur-rent crossover points under 
unbalanced load. (When the current transfers 
from a power switching transistor into the 
corresponding reactive diode, the voltage drop 
changes from + 0.5 v to -1. 0 v for example. The 
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sign change is due to the fact that the reactive diode, drop adds to 
the output voltage whereas the transistor drop subtracts from it). 
When the voltage drops and phase shifts due to these different sources 
were computed, the following results were obtained: 
(rated -KVA, 0. 8pf) (unloaded) (unloaded) 
XFMR resistive drop -0. 50 
Filter resistive drop -0. 2% 
Pwr. stage res. drop* + 0.54% + Z. 16% + 0.36% 
-Filter 0 shift - 0. 70 
° Switching stage 0 shift - 0.50 + 0.4 -0.30 
Total -. 16% -i1.2o + 2.16%+ 0. 4o +.36%-0.30 
The voltage regulator, which regulates the average of the three line­
to-neutral voltages will raise or lower all three voltages until the 
average change is zero. Hence, in this case, since. the average 
output voltage has risen by 1/3 (-.16 + z. 16 .36%) = 0.79%, each of the 
above voltages, is lowered oy that amount (0. 797) to yield a net output 
voltage change and phase shift as follows: 
PIA 0B VC 
° 
-. 95%, -i.2 + 1.38%+ 0.4' -0.45%, ± -. 30 
* This theoretical rise in voltag'e with load is due to the reactive 
diode drop (which occurs because of the 0.8 power factor, and actually 
tends to increase the output) being of greater magnitude than the 
resistive drop due to4ncreased current in the switching transistors. 
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Thus, all voltage variations remain in within k 2% of nominal and 
the phase separation between any two outputs does not deviate from 
the ideal by more than Z ° (the actual maximum deviation in this case 
is 1. 6). Hence, no additional circuitry is needed for individual 
voltage or .phase regulation to meet the specifications. 
The actual operation of the voltage and overload cu-rrent feedback 
system -is relatively straightforward. Referring to Figure Z-Z6, the 
full wave rectified line-to-neutral outputs of the three phases are 
averaged by R 1 and C1 and compared in Q, to the reference voltage 
established by D]. Similarly-, should any of the line currents exceed 
a certain value, the rectiect outputs ot the current transformers will 
exceed the value of the zener voltage and activate the amplifier circuit 
in the same manner as an overvoltage would. The two output voltages 
that make up each unfiltered phase output are thus phase shifted with 
respect'to one another until the resultant output is reduced to either 
satisfy the-voltage regulator or, in the event of an overload, to 
provide a resultant output low enough so that the resultant current 
is limited to 200%. In the event that this regulator or the magnetic 
amplifiers which it drives cannot act rapidly enough to prevent tran­
sient overcurrents in the transistors in the case of a short circuit 
or suddenly applied heavy overload auxiliary, circuits can be used to 
temporarily remove the drive from all transistors until the slower 
-tcting phase shift regulator has had time to act, 
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D.C. Input Filter 
The d.c. input filter serves two purposes. . It attenuates any spikes 
or other high frequency signals on the d. c. input lines, preventing 
them from damaging the output transistors or causing a malfunction 
of the inverter control circuitry. The filter also serves to suppress 
any radio frequency interference generated by the inverter, prevent­
ing it from interfering with other equipment. This filer would, of 
course, be of the low pass type. The filter normally used to 
attenuate the power switching stage output harmonics performs these 
RFI reducing functions on the a. c. output lines, so no additional 
circuitry is needed here. 
J. Logic D.C. Voltage Regulator 
Because of the wide variation in d. c. input voltage, a voltage regulator 
is used to supply a constant voltage d. c. to the low level logic and 
drive circuitry. This improves the stability of operation of these 
circuits and allows them to be optimized for operation at the known 
power supply output voltage. If a non-dissipative (switching) regulator 
is used, this can result in considerable power. savings in the driver 
stage since,*with an unregulated supply, a driver stage design which 
provides adequate drive at the lowest input voltige will be providing 
considerable overdrive (with its attendant power losses) at high input 
levels. Many circuits for this purpose are available; further effort 
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will, not be devoted to them here. 
K. Start Circuit 
When the inverter is first energized, the starting circuit delays the 
application of B+ to the flip-flops and variable pulse delay circuit 
until the turn-on transients have subsided and the master oscillator 
output has reached: its steady state value. Combined with the pre­
ferential starting in the flip-flops, this results in the inverter always 
turning on in the same predictable state. 
III. SCR Output Stage Inverter 
A. General Description 
The block diagram for the SCR inverter is given in Figure 2-Z7. 
Comparison of this with the block diagram for the transistorized 
inverter (Figure Z-19A) will indicate the considerable similarity 
between the two designs. i-uwever, in almost all cases, the design 
of the SCR unit is simpler than that of the transistorized model. 
This is due to the reduction in number of steps making up the output 
waveform. Except for this reduction in the number of steps making 
up the output waveform, and the functioning of the power stage, the 
operation of this inverter is essentially the same as that of the tran­
sistorized inverter described earlier. The individual circuits in 
the SCR inverter which are different from those used in the 
to the appropriate pair of SCR's immediately after the low-level 
drive to the power SCR has dropped off and before the other power 
SCR has been turned on. These waveforms are shown in Figure 
2-28., and a circuit for producing them in Figure Z-29. 
C. Powe.r Stage 
The power output stage selected is shown in Figure ?-17 snd will'be 
recognized as the McMurray inverter'discussed on pages 116-118 of 
the first quarterly report. This circuit was chosen because it -is 
capable of operating with reasonable efficiency at high frequencies. 
The six power switches in the SCR inverter have their secondaries 
i-rPrnnnected as shown in Figure Z-30, -yielding'an output voltage 
waveform as shown in Figure.Z-3 1. 
To determine whether or not individual phase voltage or phase angle 
regulation was required with the SCR inverter, an analysis similar 
to that carried out for the transistorized inverter was performed. 
The results of the analysis show that with 0. 8 pf rated KVA load 
applied to OA only, with OB and 0G on open circuit, after the voltage 
regulator has acted, the phase voltages and phase shifts are as 
follows: 
3 ° ° 0A -3.9%,+ 0B + 2.0%. -0.4 0C + Z.0%,-0.4'
 
Thus, inverter circuit would not meet the specifications as originally
 
set forth. (± 2% on voltage regulation, ± Z0 on phase separation). The
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transistorized version are discussed below; those circuits which are 
essentially the same in their operation and purpose and differ only by 
modification of some parameter will not be examined, further. These 
are the master oscillator-pulse shaper (which now supplies pulses at 
6X the inverter output frequency instead of lZX), the variable delay 
circuit (-which now requi-res only half the number of delay stages as 
before, to accomplish the same function because of the reduction in 
input pulse frequency), the d.c. input filter, the logic d.c. voltage 
regulator, the start circuitry, the three-phase countdown circuit 
(whichgenerates3squarewaves spaced 600 instead of 6 spaced 300) 
and the filter (which now, because of the increased harmonic tcontent 
of the power stage output waveform, must be increased in size to 
provide additional harmonic attenuation). 
B. Driver Stage 
The drive waveform requirements ot the power switching SCR's an 
similar to those of the power transistor; a large pulse of current al 
the beginning to insure quick turn-on of the SCR, then a smaller 
steady state drive to hold the SCR on should the load current momen­
tarily reverse. In addition to the drive for the power switching SCRI's 
however, a drive for the commutating, SCR's is, also needed. 
Preliminary analysis indicates that an adequate commutating SCR 
drive (for square wave operation) would consist of a high level pulse 
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increased voltage and phase shifts in this circuit are due to the 
larger filter required (approximately 3X that of the transistorized 
inverter) and the higher forward drops of SCR's as compared with 
transistors. 
(Note: This analysis was actually performed for a circuit with output 
connections as shown in Figure 2-32, the output of which (shown in 
Figure 2-33) while appearing different, has approximately the same 
harmonic content as that of Figure 2-31. In fact, Figure 2-33 is the 
line-to-line output voltage of Figure 2-30, and Figure Z-31 is the 
line-to-line output voltage of Figure 2-3Z. The circuit of Figure 
2-30 was later chosen as the actual circuit to use for the inverter 
because cf the more-e-ven distribution of phase loads obtained with 
this circuit. It is not expected that a re-analysis would produce 
significantly differing results). 
It was felt that the addition of individual phase voltage and phase shift 
feedback loops to allow this circuit to meet the original specifications 
would greatly nullify the simplicity and low parts count advantages of 
this circuit. Hence, it was felt that one of the specifications which 
it might be of considerable advantage to modify would be the require­
ments of phase shift and voltage unbalance under unbalanced load 
conditions. 
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D. Voltage and Current Regulator 
The voltage and current regulation in the SCR inverter is performed 
in essentially the same manner as in the transistorized unit (by 
phase shift techniques). Again, in the event that the proposed 
circuitry acts too- slowly to prevent excessive currents from flowing 
in the switching elements under conditions of step overloads and 
short circuits, an auxiliary circuit which fires the appropriate 
commutating SCR's and stops the turning on of the power switching 
SCR's can be used. This differs somewhat from the transistorized 
circuit wherein it is only necessary to remove the drive to prevent 
overcurrents. 
V. 	 Comparison and Results 
The anticipated weights and losses of all significant components in both the 
transistor and SCR versions of the inverter were computed and tabulated. 
In addition, the total number of components of each type in each inverter 
was ,tabulated. The-results are given in Tables.2-1 and 2-2. Uhless 
otherwise indicated, these designs were for a 10 KVA unit operating from 
a nominal 28 volt source built to meet all the specifications given in the 
first quarterly report (p. 9). It can be seen that the SCR inverter has only 
about half as many parts as the transistor inverter. However the 
efficiency of SCR inverter is not as high as its transistor counterpart 
(64% vs-70%) and it weighs more (62. Z5 lbs. vs 50 lbs.). 
Improvements in efficiency can be obtained by a) increasing the weight of 
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the transformers and chokes; b) operation at input voltages higher than 
28 VDC thus reducing the forward conduction loss because of reduced 
current levels; c) improvement in the switching devices themselves such 
as lower saturation resistance and faster switching speeds in transistors 
and reduced forward drop and turn off time in SCRs. 
An analysis of the tradeoff curve between weight and efficiency at various 
input voltages and power levels for the 3200 cks inverter will be done in 
following reports. With these tradeoff curves the system designer can 
choose the inverter design which involves a weight which is just sufficient 
to. reduce the inverter power loss to the optimum point. At this optimum 
point any further decrease in inverter weight which will cause increased 
inverter losses is more than balanced by the increased weights of other 
spacecraft subsystems which must interface with the inverter. These 
other subsystems such as the power source and the heat sink will increase 
in weight because they must be sized to handle the increased inverter losses. 
Conversely an increase in inverter weight from the optimum point will 
reduce inverter losses but not to the extent that the decrease in other sub­
system weights, due to decreased inverter losses, will compensate for the 
increased inverter weight. Obviously the weight-loss penalties in each 
interfacing system of the spacecraft must be known before a truly optimum 
inverter design can be carried out. 
With the tentative 3200 cps transistor design which is tabulated in Table 2-1, 
the power to weight figure of merit is 200 VA per pound of functional weight. 
80
 
This is approximately five times greater than an equivalent 400 cps 
inverter design. This difference in the power to weight figure of merit 
illustrates the desirability of utilizing conditioned 3200 cps power if system 
considerations permit. 
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FUTURE WORK 
In the next quarter, the design of the 3200 cycle inverter will be finalized 
and the reliability analysis of it will be started. 
The most promising of the possible designs for the low and mid power 
inverters will be evaluated for weight, efficiency, and parts count as a 
step in arriving at an optimum design in these power ranges. 
More work will also be performed on optimizing multi- stepped waveform 
inverters, both on the choice of waveform and the design of special 
transformers for use with these special waveform sets. 
81
 
APPENDIX 2-I 
Optimum Loading of a Fixed Transformer 
The general ruleregarding the optimum loading of a transformer is that 
maximum efficiency occurs when the copper loss and core loss are equal.
 
This result can be obtained as follows:
 
For a constant voltage V1 , applied' to the input, the total core loss P ,
c 
will be constant. The total copper loss, PR (neglecting the primary 
copper loss due to magnetizing current) will be proportional to the square 
of the input (oi output)- current, i.e.,, = kl II = k2 1 Z (Z-I-i) 
(where k, and kZ are constants of proportionality dependent on the turns 
resistances of the transformer.)ratio and primary and secondary winding 
'The total loss, P T is then given by 
+ +
PT = P R P k I I- (Z-I-Z) 
Assuming an output power of Po into a purely resistive load, the input 
power, Pin' will then be 
(Z-I-3)
Pin = Po+ PT -
The -efficiency, 7 . of the transformer is given by 
= Pin PT -l_ PT = 1_ PT _ (Z-I-4) 
Pin Pin Po + PT 
The maximum is found by differentiating with respect to the output power 
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and equating to zero, to obtain: (2-1-5) 
S= d -(Po+ P T  + diPT PT T (Po+ PT) 
+ PT ) dp T dP odP P °dP o PT ) Z (Po + 
This has the solution 
dPT (P-T-6)_T 
dpo 
 PO
 
Since PT' PC + kZ 2 and 2 =­
) I VZI - Pc+ kZz2) V2 dP T dP T -dk 2 I = 2
 
dPo d1Z dpo 2k 12 V2
 
This has the solution 
2 
=PC kZ 12 PR (--8 
which seems to vexify the rule, given at the beginning, of this section, i.e. , 
maximum efficiency occurs when the core loss and ,copper losses are 
equal. This derivation, however, is based on the conditions of a constant 
input voltage and variable load. In practice, however, both the input 
voltage and design load are generally fixed, and all that can be varied is 
the overall size, (and/or shape) of the, transformer and the relative losses 
in the coil and core. An optimization based on these restrictions will now be 
derived. 
To start, it will be assumed that the size and shape of the transformer 
are fixed, and only the relative core and coil losses can be varied. Thi's 
variation is obtained because as the core losses are reduced by decreasing 
the induction level, which is done by increasing the number of turns, 
the resistance of the windings goes up, both because of the increased 
number of turns and the decreased cross.-sectional area available for 
each turn, thus increasing the copper losses. In order to allow further 
expansion of these results for cases where the size of the transformer is 
varied, the parameters of the transformer will be obtained in terms of 
one of its linear dimensions. 
The derivation for the conditions yielding maximum efficiency are as 
fdllows: 
From empirical results4 , (shown typically in Figure 2-1-1 and Figure 
Z-I-Z), the core loss per unit volume, Pc, can be expressed by the 
equation Pc = C1Ba (Z-1-9) 
where c1 and a are constants (at any given frequency) and B is the max­
imum flux density. B as a function of the number of turns on the primary 
winding, N the applied voltage, V., and the linear dimension, L, can be 
written. 
B = 2 V°_c (Z--l10) 
ZNL 
Therefore, p., the core loss per unit volume is given by 
NIV ° c=c3 (!I-lcV (Z-1-11)(30 
• < NL?0 
Since the core volume is proportional to L 3 , the total core loss P is then: 
PC = L 3 c ZV 
° a 
N8 2 )( 
84 
The resistance of the winding, as a function of L can be determined as 
follows: 
The mean length-/turn of wire, X, is directly proportional to L. The 
window area available for wire, Aw, is directly proportional to L 2 . 
A, the cross-sectional area of the individual wires of the coil winding, 
is directly proportional to the window area Awl and inversely proportional 
to N, the number-of turns. (For simplicity, the transformer may be 
imagined to have a 1:1 turns ratio, with primary and secondary of equal 
size wire wound side by side). 
r' the total length of bne winding is proportional to N (4-:N)and R, 
the total winding resistanceis proportional, to the total length of wire, T' 
and inversely proportional to its cross-sectional area. The-se propor­
tionalities can then be combined to yield an expression for the total 
winding resistance as reflected to the primary. 
Aw LZ (R o, :_T I AW/N(NS) NkXQ N L - (2-1-13) 
A NLL 
kN z
 
L 
where'k is a constant of proportionality which takes into account the con­
ductor material and all the constants of proportionality not explicitly 
indicated in the proportionality, equation 2-1-13. 
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6' 
The copper loss, PR' for an input current I o is then 
= rN 2PR 1 = o kI Z (2-1-15) 
L L 
where
 
r = k 102 (2-I-16) 
The total loss in the transformer, PT' is then 
rN 2PT= R +p 
c 
= + + cL3/ V) (2-1-17)P L ( NL 2 ) 
With V and L o held constant, the input power is constant; thus, the 
efficiency (and output power) will be a maximum when 
dPT 0 (2-1-18) 
dN
 
Equating this derivative to zero results in the equation 
3
dPT 2rN acL\ a N(-a -i) 
dN L ac)=0 (-1-19) 
which has the solution 
1 
N acL4 - ZaVoa a+2 (2-1-20)
S Z r IJ 
(*The fact that this unique solution for N is indeed a minimum of 2-1-17 and 
not a maximum is evident from the fact that PT as given by equation 
2-I-17 is a as N- 4continuous function of N for N >0 and PT_-O O or 
N--> cO Therefore, since PT is finite and continuous for finite 
N> 0, it must have an extemum which is a miniznum for some finite 
non-zero N.)
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If the value of N as given by equation 2-I'-Z0 is substituted into the valu 
of PR and PC, given by equations 2-1-15 and 2--1-12 respectively, and the 
ratio Pc/PR'is evaluated, the following result is obtained 
P 2 
C_ (2-1-21) 
a
PR 

Thus, for maximum efficiency in a transformer operating at a given 
power level, the core losses should be chosen equal to Z/a times the copper 
losses. ("aa" is defined in equation 2-1-9, and is determined empirically 
from core loss data). Since "a" is not generally equal to 2, this result 
is in contradiction to the general rule that for maximum efficiency, the 
core loss is chosen equal to the coppet loss. The only assumptions used 
in this derivation are, that the copper losses due to the magnetizing current 
can be neglected (which is the same assumption used in the derivation 
of equation Z-I-8), and that the core losses can be adequately represented 
by equation 2-1-9. That equation 2-1-9 adequately represents the core 
loss can be seen from the curves of Figures 2-I-i and 2-1-2 which are 
taken from a Magnetics Inc. catalog. 4 From these curves the values for 
"a" and "c" at the operating frequency can be obtained. "a" can be 
evaluated either.ty writing the equations for two points on the curve and 
solving: 
i.e. 0.9 = C (4 0 0 )a which yield a = 1. 44 (2-1-22) 
80 = C ( 9 0 0 0 )a 
or, if the curves are plotted on log-log paper with equal (physical) length 
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cycles on both x and y axes, the slope of the straight line, which can be 
shown to be equal to "a", can be obtained by actual linear measurements 
made on the graph as. shown on Figure 2-1-2. (This value varies with 
frequency and material). 
For 48 alloy at 10,000 cps "a" has the value of 1.45, computed as indicated 
in'Figure Z-1-Z.. (This is based on sinusoidal excitation; since the slope 
of the lines decreases as the frequency increases, the value of "a" for 
square wave excitation will be slightly less -than that for sine wave, due 
to the fact that the square wave contains components of higher frequencies 
(which have smaller a's) along with-the fundamental.) Thus, ithas been 
shown that as, the load is varied on a transformer operating at a fixed 
input voltage, the maximum efficiency is obtained when the copper loss 
and core loss are equal. However, although this gives the maximum 
efficiency for the transformer when operated at the given voltage with a 
variable load, this efficiency is not the greatest of all possible efficiencies 
obtained by using that transformer to provide a given VA load; with a 
redesign to operate at an increased flux density (i. e. increased core loss) 
and reduced copper loss, the, same VA can be handled with smaller loss. 
This can be shown most readily by using ths same transformer under two 
different conditions: in the first it is operated at voltage and current 
levels such that its core .and copper losses are equal and the power output 
is P o . (This .corresponds to the usual design technique and will be called 
Case I.) For the second case, the transformer will be operated to 
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provide the same output power Po, but with voltage and current levels 
such that the core and copper losses are related by the equation 
PC = (?/'a) PR (This will be called Case II) 
Since the dimensions, number of turns, etc. , of the transformer are not 
going to change, in evaluating the losses obtained while operating in each 
condition, equation Z-I-12 can be simplified to: 
PCI = c2 VIa (2-1-23) 
where c2 is a constant of proportionality, PCI is the core 'loss under the 
conditions of Case I and VI is the applied voltage under these same 
conditions. Since P 0 = -VIII (where is the current under Case II 
conditions) and P. = RIT2 where R is the winding resistance, the values 
of V, and II can be obtained as follows: 
2
=o Z1 a 
CI= R = cZ V (Z-I-24) 
Then, 1 
2'2 2+ - a 
V- PoZR 
cz 
or VI=QoR)
c2 
a-- (2-125) 
and F O 
Z, V P {a- L7- 0(i-1- C2L (2-1-26) 
PTI' the total power lost in the transformer under the conditions of Case 
I is then given by: 
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=
 PTI = PCI + Pj(I PRI = ZIIZR = ZR $+ a 
(2-I-Z7) 
Similarly, the voltage and current applied to the transformer to result in 
operation under the Case II conditions are obtained as follows': 
z 2 2 a 
Or a a II R = 2"RII (-1-28) 
II o II= a 2 1 (--9z 

o r 
=V+(a+2 2 Z Po 2R or 1 'P0 2R ~ (--9 
and 
a 1 
z1 EPo a z+j j a + 2 (2-1-30) 
VIIR 
PTII' the total power lost in the transformer under the conditions of Case 
II(PC= Z/a PR) is then given by 
= 

PcII PRII II2R+ cV 1ITIl= + 
2£ --f - a 
The ratio of PTI/PTII can then be evaluated and simplified to:
 
a
 
PTI 2 + + z (Z-1-3Z) 
PTII 
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A plot of this ratio for values of a from I to 3 is shown in Figure 2-1. 
From this it can be seen that except for the case where a = 2 (where the 
two designs are equivalent), the losses in a transformer *designedwith 
equal copper and core loss wi'll be greater than.those in a transformer 
designed for a core loss 2/a times the copper loss. The actual diff­
erences in los's are not very great, however, as can be seen from 
Figure 2-1. When these loss variations are translated into efficiency 
variations, the difference is further suppressed, as shown by the follow­
ing example., 
Assume the original design of the transformer (for equal copper and core 
loss) yielded an efficiencv of 95% and the "a" value of the core material 
was 1.4. 
Since, for high efficiency units, 
PT-z Po (1 -{ ), (Z-I-33) 
1 
the change- in losses 
A 
can be written 
~T 
PT = PT (-loss ratio). 
(2-1-34) 
The 
change in efficiency can thus be written: 
1 
o (1 -T) P. (1-loss ratic (2-1-35) 
The loss ratio for this case (from Figure 2-1) is 1.015, thus 
= -5 (. 015) 1% = + 0.75% and the new efficiency is then 95.075%. 
Thus, the improvement is not significant. However, the new transformer 
will hayq better load regulation than the original, due to the reduced 
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copper losses; the no-load losses will be higher than in the original 
because of the higher core loss. The fact that this design allows the 
core losses to be increased above the usual amount without penalty 
(for a, Z) is of value in the case of high-frequency transformers, where 
the core loss generally limits the flux density. (Saturation is generally 
the limitation in low frequency 60 cps units). Of course, in practice, 
one is also generally limited to standard sizes of core and wire, thus 
very small changes in size cannot be effected. Although not of significant 
practical importance, this result will be useful in further theoretical 
investigations. 
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APPENDIX 2-I 
R'elationships Between Size,Weight and Losses in Transformers 
The, following analyses of the losses in transformers delivering constant 
power as their size (andhence weight) is varied indicates the trade-offs 
involved in transformer design. 
Equation 2-1-17 expresses the transformer losses as a function of L, 'the 
linear dimension of the transformer. Simplifying this, and combining 
terms in L results"in 
) -2 r [acL4ava] 
(+21-7a-l-2 
___ 
The variation of the total losses, PT' with -L is obtained by differentiating 
equation Z-II-l with respect to L to obtain: 
+a 2 a 2 4-6a 
dPT -5 a (1 , - 'a V~r(LWWi_2 
_ (2-fl­
dL ) r r'-
From the empirical data, a> 1 and therefore the exponent of the L term 
is negative (although the term itself is still positive). Since for 
6-5a 
t<l. 2, the coefficient a + Z is positive, the curve ,ofPT versus L 
is always sloping upward, making P T an ever increasing function of L. 
It must, therefore, have a minimum at the lowest possible value of L. 
However, the maximum flux density in the core, material is related to the 
applied voltage, V (which is constant), the number of turns on the core, 
N,- and the linear dimension, L, by the equation 
VNbL 2 	 (2 -11-3)_ 
,(where b is a constant of proportionality). 
Substituting into this equation the value of N in terms of V, L,. and the 
physical and magnetic constants of the core, there results 
V 
V 8 (Z-11-4) 
2B 	=b acL4-Za Va b |- a~ar
 
B= ac~a a+1 b 7 L 

2rr
 
Z r 
This equation indicates- that B is 'an ever decreasing function of L. 
Furthermore, in the limit as L approaches zero, .B increases without 
limit. Since these equations have -been de'rived only for the cases where 
the core material is not saturated, there is a minimum value of. L for 
which these equations hold. These, facts can be combined'to give the final 
result that for a transformer operating at a fixed power level, (and with a 
core material having a value of "a1 ' less than 1. 2) as long as the core does 
not saturate (and N is given by equation Z-1-20), the smaller the physical 
size of the transformer, the smaller its losses. Square permalloy 80, 
made by Magnetics Inc. , has a value for "a" at 4'00 cycles of 1. 18, which 
puts it in this category. 
dPT 
When a=.when1-2a= dL = 0 for all L. 
(The coefficient 6-5a = 0 for a =1. 2) Optimum transformers made with 
a+ 2 
cores of material with a = 1. 2 would have the same losses when operating 
at the same power level, independent of their size. 
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For a) 1.Z normal design concepts hold, and larger transformers are 
more efficient than smaller ones (with the same core material and 
operating at the same power level). With the weight of a transformer also 
being of considerable importance in space applications, it can be seen 
that, with a <1. Z we have an ideal situation, where both the losses and 
the weight are minimized simultaneously as the transformer is made 
smaller. However, most materials have values of a> 1. 2, which 
means that to reduce losses, transformer size (and hence weight) must 
be increased. (Square supermalloy 80, with a = 1. 18 has too low a 
saturation flux density for practical use in these applications),. Thus, 
neither parameter can-be optimized without degrading the other. In this 
situation, one possible solution is to optimize the product of the two, 
3Since the weight is proportional to L (equation 2-i., ne weignT-ioss 
product can be written 
Z 
2 6-5a3 [acVoa a+Z
WPT = 3 L + r L a +2 '(2-11-5)C (+a) 
Combining terms in L in equation 2-48A and then differentiating with 
respect to L yields: 
Z
 
d(WP T cV ala + ­
c3 (I+
 
r dLd--c 3 
a 2 
- a (l+4 r ( vo a 2 (--
This is clearly O for a< 6 (which covers all commonly used core 
materials). Thus, since the weight-loss product is an ever increasing 
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function of transformer size, to obtain a transformer operating at a 
fixed power level with a minimum weight-loss, product, the smallest­
transformer designed according to equation-1-2- that can handle the 
required core flux without saturating should be used. 
These general results are indicated in the graphs of Figures 2-II-I through 
2-II-4. Figures 2-11-1, 2-11-2 and 2-11-3 show the variation in total 
loss (copper loss plus core loss) of transformers operating, at constant­
power and frequency which are varied in size while their shapes remain' 
fixed. Figure 2-I-I shows this variation for a transformer made with 
a core material having a value of "a" (refer to equation 2-1-9 for the 
definition of "a") less than 1. Z;- Figure 2-11-2 is for a = 1. 2, and Figure 
2-11-3 is for the case where a> 1.2. (These, transformers are all 
designed so that their core loss is Z/a times the copper loss). Because, 
-for a constant voltage input, the core flux density is related to the size of 
the transformer by equation 2-11-4, as the size of the transformer is 
decreased, the flux level in the core increases until some maximum 
flux density is reached. Thus, there is a minimum size for a trans­
former, operating at a fixed frequency and power level beyond which size 
it is not possible to arrive at a design which will, satisfy equation -2--21 
and still have physically realizable flux densities in the core. These 
minimum sizes are indicated by the dashed lines of Figures 2-I1-1 
through 2-11-4. 
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The weight-loss product as a function of size of transformers designed 
according to equation 2-11-4 is indicated in Figure 2-11-4. Depending 
on the shape of the transfoirmer and the core and coil materials used, 
the weight-loss product for different designs will be different for the 
same size transformer, as shown in Figure 2-11-4. Thus, each curve 
of Figure 2-11-4 represents a different transformer design (toroidal, 
E-core, C-core, for example) which is scaled up or down in size to 
decrease or increase respectively the core operating flux density. 
(The transformers are all operated at the same constantfoutput power 
level). 
However, in all cases, the minimum value of the weight-loss product 
will occur at the maximum value of flux density allowed by the core 
material. (This also corresponds to the minimum transformer size). 
APPENDIX -2-I 
Thermal Considerations in Transformers 
Since the. thermal paths are shorter in smaller devices, the thermal 
problem indicated in section IV would tend to favor splitting up larger 
units into smaller ones. This is, brought out by the following analysis: 
Suppose a transformer is designed for a power level of Po and has a 
linear dimension (L) equal to Lo . 
Looking now only at the thermal problems associated with the core losses, 
the thermal equivalent model of a trans former core mounted with one 
side on a heat sink is as shown in Figure 2-111-1. Since the problem, 
is essentially one dimensional, the temperature across the entire core 
cross-section at any fixed distance 'Xfrom the heat sink plate will be 
identical. Let the temperature difference between any point on the. heat 
sink and the plane through the core parallel to the heat sink at a distance 
x be represented as T(-x). Then, as one moves a distance't6x along the 
core,, there will be a temperature differential ofAT given by 
4 T = 6 (4 x) 0 where O4 x is the thermal resistance of the cross­
sectional piece and 0 is the total heat flux passing through this piece. 
factors in the thermal resistance of the core material). If heat is 
being generated equally in 
= Lo (Lo - -x) 
all small volumes of the 
where 0 is the heat f
solid, 
lux gen
then 
erated per 
Lo9 
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unit volume of core material. Since the end of the core away from the 
heat sink is the hottest, its temperqture is the one we nre interested in 
and this is given by: 
LLLo = Tir ZTO(o-xd Jc9~ 
(2 -Il-I) 
If the one large transformer (dimenson Lo) is split into two smaller 
units (each of half the power rating of the original) then the linear 
dimension of eac- of these will be (by equation 2-7). 
LL 
If the transformers are of similar design, then the core losses/unit 
volume will be the same in the two units, and' hence the thermal rise 
in the second will be (from equation Z-ILl-I) 
In other words, (for equal core lossjunit volume) the thermal rise in the 
smaller unit will only be I/J hat of the larger or, for the same thermal 
rise, the smaller unit can be designed withj2 times the core toss of the 
larger. 
The redesign of the smaller transformer to have ftimes the core loss 
of the larger one proceeds as follows: 
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With the core loss approximately proportional to Bma (the actualx 

exponent for silectron being 1. 84)to increase the core loss by fZ the 
flux level must be increased by approximatelyi 47=A . Since the coil 
size will be reduced in the same proportion as the core size, it is rea­
sonable to assume its losses may also be increased, by V? ('or, in other 
words, the current can increase by 4/52. Thus, the overall transformer 
rating has been increased by 4p/2_ * =. Using the scaling equation 
(Z-40) to reduce the rating to the original, the ratio of the weight of the 
higher-loss small transformers to the lower loss small transformers is 
T (2-1-4) 
Similarly, the ratio of the weight of the two lower-loss small transformers 
to the single -large transformer is 
Therefore, the ratio of the weight of the two higher-loss small trans­
formers to the single large transformer is: 
,o (Z-111-6) 
Thus, under conditions where the temperature rise in the unit limits the 
maximum flux density that can be used, under conditions of equal internal 
temperature rise, two transformers, each of half the rating of a single 
larger transformer, will have a total weight less than that of the single 
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unit. (The losses, however, will also be higher, but because of the 
very high efficiencies possible with, transformers at this frequency 
(3200 cps) this will not generally be a significant consideration.) 
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APPENDIX 2- IV 
BALANCING PARALLELED TRANSISTORS 
Object 
The object of the experiments detailed in this Appendix was to experi­
mentally verify certain paralleling methods and conclusions reported ina 
previous discussion. Four areas were investigated; namely, 1) direct 
paralleling, 2) simple balancing reactor paralleling, 3) referenced 
balancing reactor paralleling system, and 4) a saturating choke circuit 
in series with the referenced balancing reactor system. 
The types of transistors used in the experiment were chosen to be 
representative of a general "inverter" power transistor type. The methods 
and results should be applicable to other transistors (both silicon and 
germanium) and silicon controlled rectifiers. The experiment was set up 
to simulate the generalized power switch on one side of a simple square 
wave inverter stage. This simulated switch was operated at 3200 cps 
with its "on" and "off" times being equal. 
Procedure
 
The transistor type used for the experiment is the Bendix diffused alloy 
power (DAP) ZN1073A. The ratings of this transistor are as follows: 
102
 
maximum ratings 
CE CB c C TORAGE T 
Volts Volts Amps Watts 0 C0 
-80 -80 -10 60 -65 to +110 =110 
The transfer characteristics are shown on the manufacturers data sheet 
as follows: 
min typ max unit 
h fe; 20 - 60 
-2 v , g fe; (VCE = 	 IC = -5.0a) 6.25 10 - mhos 
a 
5 a )VCEsat; (I C = 5 a, IB = -°	 -0. 25 -0.5 volts 
VEB ;(IEBO -50 ma, I C = 0) 	 -. 75 - volts 
The maximum IB 	 for safe operating area operation is -1. 0 amps. 
A total of eight transistors were purchased to provide a selection of 
transistors for the paralleling experiments. Each transistor had its 
switching times measured and the saturation voltages measured. The 
test circuit used to measure these characteristics and the tabulated data 
are shown in Figure 2-IV-1 and Tables 2-IV-1 and 2-IV-2. 
With the switching times and saturation voltages of the transistors known, 
it is possible to choose two widely unlike 'transistors for the paralleling 
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experiment. The transistors used were Nos. 1 and 7. By using two 
widely different transistors a worst case condition insofar as switching 
speed was simulated in the experiment. 
The drive circuitry for the paralleling experiment- is shown in Figure 
2-IV-2. This circuit provides the necessary 4 volt, 1 amp drive at 
each secondary winding to. drive up to four transistors into saturation. 
At the bottom of the figure is a representation of the drive transisotr 
output voltage. The fast rise and fall times are obtained by using a 
special low leakage inductance output transformer. 
Ths circuit diagrams used for the various paralleling schemes are 
shown in Figures 2-IV-3, 2-IV-4, 2-IV-5 and 2-IV-6. The method for 
measurina the collector currents is indicated on the schematic. 
As shown the collector leads of the paralleled transistors are criss­
crossed and passed through the probe of a Hewlett-Packard clip-on ammeter. 
Using this technique, the ammeter read the average DC difference between 
the currents in the two criss-crossed wires. The collector current in 
each transistor is the equal to: 
Q =I1I c.o.a, c.o.a. = clip-on ammeter 
Qz =I I lIc. o.a. 
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To view the collector currents on an oscilloscope a special current 
viewing resistor was built. This resistor has extremely low resistance 
( 3 milliohms) in order to contribute only a negligible balancing effect 
to the paralleled transistor. Another important'feature about the current 
viewing resistor is its coaxial construction which cancels all inductance 
and permits viewing of fast rising currents with a minimum of distor­
tion. A sketch of the resistor is shown in Figure 2-IN , 
The sketch illustrates how the cancellation of inductance in the current 
viewing end of the coaxial resistor is accomplished. Current enters the 
center brass termination anddivides equally into each tubular r.esistor 
as shown by the dotted arrows and sets up a magnetic field according 
to Amperes Law. At the current viewing end of the coaxial resistor the 
current is returned through, the tubular resistor by the brass arbor to 
the opposite load circuit termination. The current in the arbor sets up 
a magnetic field opposite in sense to the field set up by the same current 
flow in the tubular resistor thereby equating the net external magnetic 
field in this portion of the current viewing resistor to zero. Only the 
uncancelled tiei oetween tae arDor and resistor can contribute to the 
inductance. A zero magnetic field in the presence of a current flow 
indicates zero inductance. 
A commercially available probe of this general design is made by IRC. 
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Results 
The directly paralleled transistors are shown in Figure Z-IV-3; two 
transistors Nos. I and 7, with different saturation voltages and switching 
times were used. The transistors shared the current with a ratio of 
1. 3 to one as shown in the lab data tabulated in Table 2-IV-3. 
When the transistors were paralleled by using a balancing reactor as in 
Figure 2-IV-4 the ratio of current division was reduced to 1. 1Z to one. 
The improvement in current sharing is quite significant and is the 
result of utilization of a very small balancing reactor. The remaining 
unbalance is due to the magnetizing current required by the balancing 
reactor. Since this reactor is operated with d. c. current in its 
windings, it must have an air gap to avoid saturation. This aap. combined 
with the low number of turns used on each winding, results in a fairly 
high magnetizing current, which appears as an unbalance in the collector 
currents., 
The balancing reactor used is illustrated in Figure Z-IV-8. The reactor 
was designed to support V across the whole winding. In this case, V 
was 0. 25 volts. 
V = (VCE sat max - V sat min)o GE
 
V o = 0.5 - 0.25 = 0. Z5 volts
 
1 n(A 
Four EE- 24-25 laminations were cemented together to provide the 
core for the balancing reactor. The net cross-sectional area of the core 
is: 
4 x . 006" x 0. 25" =.006 square inches. 
The necessary turns to support V are: 
0 
N= VOXlO 8 __25 __x_10_8- = 8 turns 
2 BfA Z (14x 104 (3.2 x 103) (. 006 x 6.45) 
The eight turns were then center-tapped. This construction results in a 
very small reactor which will provide a marked increase in transistor 
utilization. 
The next paralleling scheme used a reference transistor balancing reactor 
system shown in Figure 2-IV-5. The balancing reactors are wound with 
a three to one turns ratio which forces the paralleled transistors to 
conduct three times as much current as the reference transistor. This 
condition assures reliable operation of the reference transistor and 
sharing of the load current by the paralleled transistors. This method 
also lends itself to redundant configurations because the loss of any 
main power transistors will only result in a redistribution of current 
among the remaining units. 
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The reoults of this paralleling scheme were quite good; the transistors 
shared, the load current with a ratio 1. 09 to one. The improvement in 
balancing with the reference transistor scheme is attributed to the 
decrease in magnetizing current brought about by the increased number 
of primary turns over the simple balancing reactor scheme (turns 
were increased from 4 to 8). 
At this point in the experiment a saturable reactor was inserted in- series 
with the load line. The reason for using this reactor was to force a 
delay in the flow of current in the transistors during the turn on portion 
of the cycle. 'This technique reduces the turn on losses because the turn 
on current is low and when the core turns on the collector-emitter voltag4 
will be low which forces the operating point of the transistor into a low 
dissipation turn on path. 
Means for resetting the core by an auxiliary circuit was provided and the 
,circuit was tested. The circuit diagram is shown in Figure 2-IV-6. 
The CRO photos labeled Figure 2-IV-9, 2-IV-10, Z-IV-11, and 2-IV-12 
show the collector voltage and current waveforms before and after the 
series saturating core is inserted in the circuit. Figures 2-IV-9a and 
2-IV-9b show the. collector voltages of the two paralleled transistors 
and Figure 2-IV-10a shows the collector current in one of the transistors. 
108
 
The load line for this arrangement is shown. in Figure Z-IV-12a. Notice 
the rapid rise of current to its maximum value at the initiation of 
saturation and the nearly resistive load line. 
When the saturating core was inserted into the load circuit as shown 
in Figure 2-IV-6 the switching characteristics of the paralleled transistors 
are markedly changed. The collector voltage is unchanged (except for 
the induced reset voltage pulse) as, seen in photo Figure 2-IV-lla and 
2-IV-hlb. However, the collector current is reduced considerably upon 
initiation of saturation as seen in photo Figure 2-IV-10b. This is 
because the saturating core is aosorrnng the supply voltage until it 
becomes magnetized. Once the core is magnetized the load current 
increases to its maximum level. The load'line is shown in photc 
Figure Z-IV-12b and illustrates how the turn on portion of the line closely 
follows the VCE axis before rated current is conducted. 
The saturating series core is also a very convenient method for assuring 
current sharing in transistors with badly mismatched rise times. Photo 
Figures 2-IV-13a and 2-IV-13b, shows the collector waveforms of two 
paralleled transistors. _Q is deliberately slowed down with a 5 
microfarad capacitor between the- base and emitter. Photo Figures 2-IV­
15a, Z-IV-l'6a, 2-IV-17a and 2-IV-18a show the collector currents and 
load lines for the normally switching transistors. Photo Figures 
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2-IV-15a and 2-IV-15b show the collector current and load line for the 
slow transistor while 2-IV-17a and 2-IV-18b show the collector current 
and load line for its partner. 
Figures 2-IV-15c, Z-IV-16c, 2-IV-17c and 2-IV-18c show collector 
currents and load lines for the transistors with the series saturating 
choke; the improvement in current balance and switching loss is very 
obvious here. 
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Discussion of Results 
The methods for paralleling power transistors verifies the theoretical 
conclusions formulated in the previous text. The simple balancing 
reactor method for paralleling power transistors worked as predicted 
but it does exhibit an undesirable characteristic. When one of the 
paralleled transistors is opened by a failure, the partner to this 
transistor is forced to carry the net current previously carried by two 
transistors. This condition is undesirable and is alleviated by the use 
of the referenced balancing reactor system. 
The referenced balancing reactor system for paralleling power transistors 
worked quite well and has the outstanding feature of providing an equal 
distribution of current among the paralleled transistors. This equal 
distribution of current is forced even though a failure occurs and opens 
one of the paralleled units. 
The feasibility of using a saturating core to substantially reduce the 
turn-on switching losses was also demonstrated. 
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TABLE 2-I TABULATION OF WEIGHTS, LOSSES, AND PARTS COUNT POR. TRANSISTORIZED 1ICW 3200.VINVERTER 
Nombor Pover To .. sator* Sigu.i Trsunsistors Duval. Tnncsforrera, Choke. Resistors Capacitor, mi~soeii...... 
Per 
t Oulu. t, Loss Odn. Vt. Loss Olo. t. Lt., Qtot. Wt. Loss Qost.Btit Wt. Loss Goan, ,wt. Loss floa.. . WeLos. 
l.tarnFiter 1 05 I0 1t .0 1 
Logic ItC.R . 1 .05 6 1 3 5 '.02 1 B 5 
Start Ckt, 1 3 3 .04 2 4 3 
Moster Ole. 1 4 4 .04 2 20 4 
Pulse Shaper 
6 a Fp-Flp 2 4 36 108 60 
Variable Deity 2 4 6 .5 29 53 29 
DrH rl 12 0.5 6 Z4 24 .7 24 24 .5 72 2Z4 0.5 6 o4e; 
output stage . 2 4.4 2260 96 L.4 So5 216 29.4 1330 192 *7 48e 9~ 
Output Filter 3 3.3 so 6 1.2 20,5 6 
y4l6.... 1 4 14 .5 1 6 is I 
. 505. 328 3S.0 1455 253 ,S 72 229 1.7 I2.5 1331.2 5TOTAI, 491 27 225 
Weight Loss part, Counit 
45.75 lbs 4370 watts IZ6 componentsTotal of items liste above 
Allowance for weights &losses 4. 25 lBst 60 watts
 
no Itendrod above,
 
TOTAL $0. 0 iB. 430 fets 1235 coirPawet. 
20, 000 e70%
 
a 20,000 + 4430
 
TABLi 2-2 TAB LATION OF WEIGHTS, LOSSES. AND PARTS COUNT FOR SCR 10 KW 3200.INVETfl 
F...tional 
Block 
Ntnba;,Peea" 
UO1t Wt. 
Sc 
L.os 
S 
a.. 
$ ICn.1 Tes.llto eDi 
Wt, Loss OaA44 Wt. Loss Q..n. 
XFMRS, Chkl. 
Wt. Moa.. 0".. 
kn.it.trs 
Wt. Lo.s QGan. 
C.pacIwes 
W, . Is. O,. 
2.4ceUaseoAs 
Wt Loss Qua.. 
Input Fitter 
LoZi D.C. 
Re&. 
1 
3OZ 
l.0 20. 0 1 
I 
i.05Li 
0.3 2.0 1 
Per. Xstr 
Start Cke 1 3 3 .04 z4 
Magmer . 
Pulse Shaper 
3 0 Flip-fLop 
V arableDotl 
Ostput Stage 
1 
2 
I 
6 9.0 3600 
DriversShnclly 
36 
4 
a 
24 
l 
2.4 672 
4 
i3 
14 
43 
12 
.04 
.3 
.5 
21.0 015 
2 
to 
is 
12 
?72 
10 
54 
29 
64 
12.0 120 
4 
30 
is 
36 
361 
~ u~0.33 
0.3 3 
0Pow3 
Dtoe. 
. 
lz; 
2r. 
Output Fitte 
V & I Sense 
3 
1 4 14 
7.5 
.5 
240 
1 
6 
6 13 
311 27' 6 
1 
TOTAL 9.0 3600 36 58 .2.4 672, Ito 30.9 1099 5 .5 71 190 13.8 149 107 .66 0 15 
atoni. of items 015te4 Above 
Weight 
59. 25 lbts. Lsa. 560.wtt coomns 
Allowan eor .ights.o
not it OniZe Above, s 
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